參數(shù)資料
型號(hào): 5962R0150202VYX
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 16 MHz, RISC PROCESSOR, QFP132
封裝: FP-132
文件頁(yè)數(shù): 7/53頁(yè)
文件大?。?/td> 458K
代理商: 5962R0150202VYX
15
Pop instructions. When the UT1750AR is operating in the RISC
mode, it pre-increments (pops) and post-decrements (pushes)
the SP. In the 1750 mode, the UT1750AR pre-increments (pops)
and post-increments (pushes) the SP.
The programmer accesses the SP by using local I/O commands
to Load and Store the Stack Pointer.
The System Status Register
Figure 8. The System Status Register provides additional status
information on the UT1750AR’s internal signals, including the
status of the internal UART. The bit definitions for STATUS
are given below.
Bit Definitions
All bits in the System Status Register are active high. The values
in the brackets indicate the power-up state.
BIT
NUMBER
MNEMONIC
DESCRIPTION
15
C
Carry. This conditional
status is set if a carry
generated. [0]
14
P
Positive. This conditional
status is set if the result of
operation is positive. [0]
13
Z
Zero. This conditional status
is
set if the result of an operation
is equal to zero. [0]
12
N
Negative. This conditional
status is set if the result of an
operation is negative. [0]
11
V
Overflow. This conditional
status is set when an overflow
condition occurs. [0]
10
J
Normalized. Thisconditional
status is set as the result of a
long instruction. [0]
9
IE
Interrupts enabled. [0]
8
MME
Memory Management
enabled. [0]
7
RE
Receiver Error. This bit is the
logical OR combination of the
OE, FE, and PE status bits.
[0]
6
OE
Overrun Error. When active,
this bit indicates that at least
one data word was lost because
the Data Ready (DR is bit 0
of
the STATUS) signal was
active twice consecutively
without an RBR read. [0]
5
FE
Framing Error. When active,
this bit indicates a stop bit was
missing from the serial
transmission. [0]
4
PE
Parity Error. When active,
this
bit indicates the serial
transmission was received
with
the incorrect parity. [0]
3
CN
MIL-STD-1750A Console
Enabled. When active, this bit
indicates the CONSOLE
discrete input is active.
CONSOLE active sets bit 3 in
the
System Status Register.
2
TBE
UART Transmitter Buffer
Empty. This bit indicates the
Transmitter Buffer Register is
empty and ready for data. [0]
1
TE
UART Transmitter Empty.
This bit is low while the
UART is transmitting data and
goes high when the
transmission is complete. [0]
0
DR
UART Data Ready. This
active-high signal indicates
the
UART received a serial data
word and this data is
available. [0]
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
C
P
Z N V
J
I
M
E
6
O
E
R
E
F
E
P
E
C
N
T
B
E
T
E
D
R
MSB
LSB
Figure 8. The System Status Register (STATUS)
E
相關(guān)PDF資料
PDF描述
5962R0722402VYC SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256
5962R8958702VXA 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16
5962R9215311VTA 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962R9215311VTX 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962G9215309VMX 32K X 8 STANDARD SRAM, 55 ns, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R0253801VZA 制造商:Analog Devices 功能描述:- Rail/Tube
5962R0720802VXC 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
5962R0722902VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20