- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962R0150202VYX 16-BIT, 16 MHz, RISC PROCESSOR, QFP132 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R0150202VYX |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 16 MHz, RISC PROCESSOR, QFP132 |
| 封裝： | FP-132 |
| 文件頁(yè)數(shù)： | 11/53頁(yè) |
| 文件大?。?/td> | 458K |
| 代理商： | 5962R0150202VYX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
19
The RISC Instruction Counter Register (IC) and The RISC
Instruction Register (IR)
The UT1750AR’s RISC interface consists of a 20-bit instruction
address and a 16-bit data bus. The RISC Instruction Counter
Register (IC) supplies the 20-bit address to RISC memory. The
RISC’s instruction data that is read from memory is then input
into the RISC’s Instruction Register (IR). The IR consists of two
sets of latches, a Primary Instruction Register latch (PIR) and
the Instruction Register latch (IRL). These two sets of latches
allow the UT1750AR to perform overlapping memory fetch and
execute cycles. This means the UT1750AR performs a delayed
branch when the flow of the program is interrupted. A delayed
branch implies that the UT1750AR fetches and executes the
instruction following the branch condition BEFORE the
UT1750AR executes the first instruction at the branch location.
The RISC Instruction Register (IR) is made of two 16-bit
latches: the Primary Instruction Register (PIR) latch, and the
Instruction Register (IRL) latch.
The RISC Instruction Counter Save Register (ICS)
The UT1750AR uses the RISC’s Instruction Counter Save
Register (ICS) (figure 20) when servicing interrupts and branch
instructions. When an interrupt or branch occurs, the
UT1750AR saves the IC in the ICS. Read the ICS
IMMEDIATELY after entering the target routine so the return
location can be stored before any other IC saves. The
UT1750AR reads the ICS using the RISC Input instruction. The
configuration of the ICS is shown below.
Pipe Register (PIPE)
The PIPE Register (figure 21) holds the pre-fetched MIL-STD-
1750A instruction. The UT1750AR reads the PIPE Register
with the RISC I/O instruction.
Program Register (PR)
The Program Register holds the present MIL-STD-1750A
instruction. Figure 22 shows the configuration of the Program
Register (PR).
15 14 13 12 11 10 9 8 7
5 4 3 2 1 0
I
C
1
5
I
C
1
4
I
C
1
3
I
C
1
2
I
C
1
I
C
1
0
I
C
9
I
C
8
6
I
C
6
I
C
7
I
C
5
I
C
4
I
C
3
I
C
2
I
C
1
I
C
0
MSB
LSB
Figure 18. RISC Instruction Counter Register (IC)
16
I
C
1
6
17
I
C
1
7
18
I
C
1
8
19
I
C
1
9
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
I
R
1
5
I
R
1
4
I
R
1
3
I
R
1
2
I
R
1
I
R
1
0
I
R
9
I
R
8
6
I
R
6
I
R
7
I
R
5
I
R
4
I
R
3
I
R
2
I
R
1
I
R
0
MSB
LSB
Figure 19. Instruction Register (IR)
2
3
0
15 14 13 12 11 10 9 8 7
5 4 3 2 1 0
I
C
4
5
I
C
5
4
I
C
6
3
I
C
7
2
I
C
8
1
I
C
9
0
I
C
1
I
C
1
6
I
C
1
I
C
1
I
C
1
I
C
1
I
C
1
I
C
1
I
C
1
I
C
1
MSB
LSB
Figure 20. RISC Instruction Counter Save
Register (ICS)
16
I
C
6
17
I
C
7
18
I
C
1
8
19
I
C
9
S S
C
S
C
S
S S S S
S
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
P
I
P
1
5
6
MSB
LSB
Figure 21. The PIPE Register (PIPE)
P
I
P
1
4
P
I
P
1
3
P
I
P
1
2
P
I
P
1
P
I
P
1
0
P
I
P
9
P
I
P
8
P
I
P
7
P
I
P
6
P
I
P
5
P
I
P
4
P
I
P
3
P
I
P
2
P
I
P
1
P
I
P
0
E E E E E
E
E E
E E E E E
E
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
P
R
1
5
P
R
1
4
P
R
1
3
P
R
1
2
P
R
1
P
R
1
0
P
R
9
P
R
8
6
P
R
6
P
R
7
P
R
5
P
R
4
P
R
3
P
R
2
P
R
1
P
R
0
MSB
LSB
Figure 22. Program Register (PR)
Opcode
IRS
IRD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R0722402VYC | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256 |
| 5962R8958702VXA | 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16 |
| 5962R9215311VTA | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962R9215311VTX | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962G9215309VMX | 32K X 8 STANDARD SRAM, 55 ns, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R0253801VZA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R0720802VXC | 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE |
| 5962R0722601VZA | 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays |
| 5962R0722701VZA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| 5962R0722902VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。