- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F3204W30 (Intel Corp.) 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) PDF資料下載
參數(shù)資料
| 型號： | 28F3204W30 |
| 廠商： | Intel Corp. |
| 元件分類： | DRAM |
| 英文描述： | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 中文描述： | 1.8伏英特爾無線閃存的3伏的I / O和SRAM（寬30） |
| 文件頁數(shù)： | 23/82頁 |
| 文件大?。?/td> | 749K |
| 代理商： | 28F3204W30 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
28F6408W30, 28F3204W30, 28F320W30, 28F640W30
Preliminary
17
When CR.10 = 1, WAIT is active high. A
‘
1
’
on the WAIT signal indicates the
“
asserted
”
state.
WAIT signal
“
asserted
”
means that the WAIT signal is indicating a
“
wait
”
condition.
WAIT signal
“
deasserted
”
means that the WAIT signal is NOT indicating a
“
wait
”
condition
(i.e., the bus is valid).
WAIT is High-Z until the device is active (CE# = V
IL
). In synchronous read array mode, when the
device is active (CE# = V
IL
) and data is valid, CR.10 (WT) determines if WAIT goes to V
OH
or
V
OL.
The WAIT signal is only
“
deasserted
”
when data is valid on the bus. Invalid data drives the
WAIT signal to
“
asserted
”
state. In asynchronous page mode, WAIT is always set to an
“
asserted
”
state (CR.10 = 1)
4.2.4
WAIT Signal Function
The WAIT signal indicates data valid when the device is operating in synchronous burst mode
(CR.15 is set to
“
0
”
), and when addressing a partition that is currently in read array mode. The
WAIT signal is only
“
deasserted
”
when data is valid on the bus. The WAIT signal polarity is set by
CR.10.
When the device is operating in synchronous non-read-array mode, such as read status, read ID, or
read query, WAIT is set to an
“
asserted
”
state as determined by CR.10.
Figure 20 on page 46
displays WAIT Signal in Synchronous Non-Read Array Operation Waveform.
When the device is operating in asynchronous page mode or asynchronous single word read mode,
WAIT is set to an
“
asserted
”
state as determined by CR.10. See
Figure 21,
“
WAIT Signal in
Asynchronous Page-Mode Read Operation Waveform
”
on page 47
and
Figure 22,
“
WAIT Signal in
Asynchronous Single-Word Read Operation Waveform
”
on page 48
.
From a system perspective, the WAIT signal will be in the asserted state (based on CR.10) when
the device is operating in synchronous non-read array mode (such as Read ID, Read Query, or
Read Status), or if the device is operating in asynchronous mode (CR.15 is set to
“
1
”
). In these
cases, the system software should ignore (mask) the WAIT signal, as it does not convey any useful
information about the validity of what is appearing on the data bus.
Systems may tie several components
’
WAIT signals together.
4.2.5
Data Output Configuration (DOC)
The Data Output Configuration bit (CR.9) determines whether a data word remains valid on the
data bus for one or two clock cycles. The processor
’
s minimum data set-up time and the flash
memory
’
s clock-to-data output delay determine whether one or two clocks are needed.
If the Data Output Configuration is set at one-clock data hold, this corresponds to a one-clock data
cycle; if the Data Output Configuration is set at two-clock data hold, this corresponds to a two-
clock data cycle. This configuration bit
’
s setting depends on the system and CPU characteristics.
Refer to
Figure 8,
“
Data Output Configuration with WAIT Signal Delay
”
on page 18
for
clarification.
A method for determining what this configuration should be set at is shown below:
To set the device at one clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV
(ns) + t
DATA
(ns)
≤
One CLK Period (ns)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F320W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F6408W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F640W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F320B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F640P3 | Intel StrataFlash Embedded Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F320B3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F320C3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
| 28F320J3D75 | 制造商:undefined 功能描述: |
| 28F320J5 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT |
| 28F320J5_02 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。