
Intel386 EX Embedded Microprocessor
Datasheet
37
Table 12. 3-Volt AC Characteristics (Sheet 1 of 5)
Symbol
Parameter
25 MHz
3.0 V to 3.6 V
20 MHz
2.7 V to 3.6 V
Test Condition
Min.
(ns)
Max.
(ns)
Min.
(ns)
Max.
(ns)
Operating Frequency
0
25
0
20
one-half CLK2 frequency
in MHz
t
1
t
2a
t
2b
t
3a
t
3b
t
4
t
5
t
6
t
7
CLK2 Period
20
25
CLK2 High Time
7
8
(2)
CLK2 High Time
4
5
(2)
CLK2 Low Time
7
8
(2)
CLK2 Low Time
5
6
(2)
CLK2 Fall Time
7
8
(2)
CLK2 Rise Time
7
8
(2)
A25:1 Valid Delay
4
32
4
36
C
L
= 50 pF
(3)
A25:1 Float Delay
4
29
4
36
t
8
BHE#, BLE#, LOCK# Valid
Delay
4
32
4
34
C
L
= 50 pF
t
8a
SMIACT# Valid Delay
4
32
4
34
C
L
= 50 pF
t
9
BHE#, BLE#, LOCK# Float
Delay
4
23
4
32
(3)
t
10
M/IO#, D/C#, W/R#, ADS#,
REFRESH# Valid Delay
4
32
4
34
C
L
= 50 pF
t
10a
RD#, WR# Valid Delay
4
30
4
32
t
10b
WR# Valid Delay for the rising
edge with respect to phase
two (external late READY#)
4
37
4
37
(6)
t
11
M/IO#, D/C#, W/R#,
REFRESH#, ADS# Float
Delay
4
30
4
34
(3)
t
12
t
13
t
14
t
15
t
16
D15:0 Write Data Valid Delay
4
31
4
34
C
L
= 50 pF
(3)
D15:0 Write Data Float delay
4
20
4
28
HLDA Valid Delay
4
30
4
32
C
L
= 50 pF
NA# Setup Time
9
9
NA# Hold Time
12
15
NOTE:
1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating
frequencies.
2. These are not tested. They are guaranteed by characterization.
3. Float condition occurs when maximum output current becomes less than I
LO
in magnitude. Float delay is not
fully tested.
4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure
recognition within a specific CLK2 period.
5. These specifications are for information only and are not tested. They are intended to assist the designer in
selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.
6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes
inactive as a result of READY# falling.
7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes
inactive as a result of phase 2 rising.
8. This specification applies if READY# is generated internally.