參數(shù)資料
型號(hào)： ZR36016
廠商： Zoran Corporation
英文描述： JPEG Pre- and Post-Processor(JPEG 先-后處理器)
中文描述： JPEG格式前和后處理器（JPEG格式先-后處理器）
文件頁數(shù)： 13/36頁
文件大?。?/td> 228K
代理商： ZR36016
13
Integrated Color Space / Raster-To-Block Converter
Data Representation
The results of color space conversion are limited and rounded to
8 bits. These results may be output with the full 256 levels or
reduced to 220 levels as specified by the CCIR R601.2 stan-
dard, by using the CCIR bit in Setup Register 2. The R,G,B and
Y values are always unsigned, but offset binary or 2’s comple-
ment representation may be selected for Cr and Cb signals by
the SIGN bit. These choices are shown in Table 12 and
Table 13.
Table 12: Data Representation With CCIR = 0
CCIR = 0
R, G, B, Y
Cr, Cb
SIGN = 0
Cr, Cb
SIGN = 1
Hex
Decimal
Unsigned
Offset Binary
2's Complement
0xFF
0xFE
:
0x81
0x80
0x7F
:
0x01
0x00
255
254
:
129
128
127
:
1
0
255
254
:
129
128
127
:
1
0
127
126
:
1
0
-1
:
-127
-128
-1
-2
:
-127
-128
127
:
1
0
Table 13: Data Representation With CCIR = 1
CCIR = 1
R, G, B, Y
Cr, Cb
SIGN = 0
Cr, Cb
SIGN = 1
Hex
Decimal
Unsigned
Offset Binary
2's Complement
0xFF
0xFE
:
0xF1
0xF0
:
0xEC
0xEB
:
0x91
0x90
:
0x81
0x80
0x7F
:
0x70
0x6F
:
0x10
0x0F
:
0x01
0x00
255
254
:
241
240
:
236
235
:
145
144
:
129
128
127
:
112
111
:
16
15
:
1
0
235
235
:
145
144
:
129
128
127
:
112
111
:
16
16
112
112
:
108
107
:
17
16
:
1
0
-1
:
-16
-17
:
-112
-112
-1
-2
:
-15
-16
:
-20
-21
:
-111
-112
-112
112
112
111
:
16
15
:
1
0
HIN and VIN
The following restrictions must be observed for the HIN signal.
The low interval (A in Figure 9) must be at least two PXCLK
cycles. In addition the total period must be an even number of
PXCLK cycles (B in Figure 9).
When PXEN is used to control the pixel data flow, the effective
number of PXCLK cycles is modified. Effective cycles are
counted only when PXEN is active, as illustrated in Figures 10
and 11.
The low interval of VIN must be at least 2 PXCLK cycles.
HIN
Figure 9. Restrictions for HIN
A
B
PXCLK
HIN
PXEN
Figure 10. Effective PXCLK Cycles (6 Effective Cycles)
1
2
3
4
5
6
“LOW”
PXCLK
HIN
PXEN
Figure 11. Effective PXCLK Cycles (4 Effective Cycles)
1
X
X
1
2
3
4
相關(guān)PDF資料
PDF描述
ZR36050 JPEG Image Compression Processor(JPEG 圖象壓縮處理器)
ZR36060 Integrated JPEG Codec(集成JPEG編解碼器)
ZR36060 Circular Connector; No. of Contacts:19; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:14-19
ZR36060PQC Integrated JPEG CODEC
ZR36067 AV PCI CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZR36016PQC 制造商:ZORAN 功能描述:
ZR36016PQC-30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED COLOR SPACE / RASTER-TO-BLOCK CONVERTER
ZR36050 制造商:未知廠家 制造商全稱:未知廠家 功能描述:JPEG IMAGE COMPRESSION PROCESSOR
ZR36050PQC-21 制造商:ZORAN 功能描述:
ZR36050PQC27 制造商:ZORAN 功能描述:*
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*