- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373787 > ZL50418GKC (Zarlink Semiconductor Inc.) Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL50418GKC |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch |
| 中文描述： | 管理16端口10/100平方米端口1個(gè)G以太網(wǎng)交換機(jī) |
| 文件頁數(shù)： | 24/163頁 |
| 文件大?。?/td> | 2122K |
| 代理商： | ZL50418GKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁
ZL50418
Data Sheet
24
Zarlink Semiconductor Inc.
5.3 Search, Learning, and Aging
5.3.1 MAC Search
The search block performs source MAC address and destination MAC address (or destination IP address for IP
multicast) searching. As we indicated earlier, if a match is not found, then the next entry in the linked list must be
examined and so on until a match is found or the end of the list is reached.
In tag based VLAN mode, if the frame is unicast and the destination port is not a member of the correct VLAN, then
the frame is dropped; otherwise the frame is forwarded. If the frame is multicast, this same table is used to indicate
all the ports to which the frame will be forwarded. Moreover, if port trunking is enabled, this block selects the
destination port (among those in the trunk group).
In port based VLAN mode, a bitmap is used to determine whether the frame should be forwarded to the outgoing
port. The main difference in this mode is that the bitmap is not dynamic. Ports cannot enter and exit groups
because of real-time learning made by a CPU.
The MAC search block is also responsible for updating the source MAC address timestamp and the VLAN port
association timestamp, used for aging.
5.3.2 Learning
The learning module learns new MAC addresses and performs port change operations on the MCT database. The
goal of learning is to update this database as the networking environment changes over time.
When CPU reporting is enabled, learning and port change will be performed when the CPU request queue has
room, and a memory slot is available, and a “Learn MAC Address” message is sent to the CPU. When fast learning
mode is enabled, learning and port change will be performed when memory slot is available and a latter “Learn
MAC Address” message is sent to the CPU when CPU queue has room.
When CPU reporting is disabled, learning and port change will be performed based on memory slot availability only.
In tag based VLAN mode, if the source port is not a member of a classified VLAN, a “New VLAN Port” message is
sent to the CPU. The CPU can decide whether or not the source port can be added to the VLAN.
5.3.3 Aging
Aging time is controlled by register 400h and 401h.
The aging module scans and ages MCT entries based on a programmable “age out” time interval. As we indicated
earlier, the search module updates the source MAC address and VLAN port association timestamps for each frame
it processes. When an entry is ready to be aged, the entry is removed from the table, and a “Delete MAC Address”
message is sent to inform the CPU.
Supported MAC entry types are: dynamic, static, source filter, destination filter, IP multicast, source and destination
filter, and secure MAC address. Only dynamic entries can be aged; all others are static. The MAC entry type is
stored in the “status” field of the MCT data structure.
5.3.4 VLAN Table
The table below provides a mapping from VLAN ID to VLAN index. It is maintained by system software and is
checked by the hardware search engine for every incoming frame. This table has 4 K entries and is stored in
external SRAM. It is organized as 512
×
8 entries (total of 4 K VLAN indexes) as shown. Each VLAN index is 8 bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL60101 | 12 x 2.7 Gbps Parallel Fiber Optic Link Transmitter and Receiver |
| ZL60101MJD | 12 x 2.7 Gbps Parallel Fiber Optic Link Transmitter and Receiver |
| ZL60102 | 12 x 2.7 Gbps Parallel Fiber Optic Link Transmitter and Receiver |
| ZL60102MJD | 12 x 2.7 Gbps Parallel Fiber Optic Link Transmitter and Receiver |
| ZL60212 | 880 nm High-Performance Single-chip DUPLEX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL51B | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators |
| ZL56B | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators |
| ZL5V1B | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators |
| ZL5V6B | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators |
| ZL60001 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:High speed 2.5 Gbps 850 nm VCSEL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。