參數(shù)資料
型號(hào)： ZL30109
廠商： Zarlink Semiconductor Inc.
英文描述： DS1/E1 System Synchronizer with 19.44 MHz Output
中文描述： 的DS1/E1系統(tǒng)同步與19.44 MHz輸出
文件頁(yè)數(shù)： 15/36頁(yè)
文件大?。?/td> 474K
代理商： ZL30109
ZL30109
Data Sheet
15
Zarlink Semiconductor Inc.
HMS=0
: When the same ten Normal to Holdover to Normal mode changes occur and in each case Holdover mode
was entered for 2 seconds, then the overall MTIE would be 300 ns. As the delay value for the TIE corrector circuit is
not updated, there is no 13 ns measurement error at this point. The phase can still drift for 300 ns when the PLL is
in Holdover mode but when the PLL enters Normal mode again, the phase moves back to the original point so the
phase is not accumulated.
2.4 Digital Phase Lock Loop (DPLL)
The DPLL of the ZL30109 consists of a phase detector, a limiter, a loop filter, a digitally controlled oscillator (DCO)
and a lock indicator, as shown in Figure 9. The data path from the phase detector to the limiter is tapped and routed
to the lock indicator that provides a lock indication which is output at the LOCK pin.
Figure 9 - DPLL Block Diagram
Phase Detector
- the phase detector compares the virtual reference signal from the TIE corrector circuit with the
feedback signal and provides an error signal corresponding to the phase difference between the two. This error
signal is passed to the limiter circuit.
Limiter
- the limiter receives the error signal from the phase detector and ensures that the DPLL responds to all
input transient conditions with a maximum output phase slope of 61
μ
s/s or 9.5 ms/s, see Table 2.
Loop Filter
- the loop filter is similar to a first order low pass filter with a narrow or wide bandwidth suitable to
provide system synchronization or line card timing, see Table 2. The wide bandwidth can be used to closely track
the input reference in the presence of jitter or it can be temporarily enabled for fast locking to a new reference (1 s
lock time). For stability reasons, the loop filter bandwidth for 2 kHz and 8 kHz reference inputs is limited to a
maximum of 14 Hz and 58 Hz respectively.
Digitally Controlled Oscillator (DCO)
- the DCO receives the limited and filtered signal from the loop filter, and
based on its value, generates a corresponding digital output signal. The synchronization method of the DCO is
dependent on the state of the ZL30109.
State Select from
Control State Machine
Feedback signal from
Frequency Select MUX
DPLL Reference to
Frequency Synthesizer
Virtual Reference
from
TIE Corrector Circuit
Limiter
Loop Filter
Digitally
Controlled
Oscillator
Phase
Detector
Lock
indicator
LOCK
相關(guān)PDF資料
PDF描述
ZL30109QDG DS1/E1 System Synchronizer with 19.44 MHz Output
ZL30110 Telecom Rate Conversion DPLL
ZL30110LDE Telecom Rate Conversion DPLL
ZL30110LDE1 Telecom Rate Conversion DPLL
ZL30111 POTS Line Card PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30109_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with
ZL30109QDG 制造商:Microsemi Corporation 功能描述:
ZL30109QDG1 制造商:Microsemi Corporation 功能描述:DS1/E1 System Synchronizer 64-Pin TQFP 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS. SYNCH WITH 19.44MHZ 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS SYNCHRONIZER 64TQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER DPLL 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER DPLL 64TQFP
ZL30110 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Telecom Rate Conversion DPLL
ZL30110LDE 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:PLL FREQ SYNTHESIZER TRIPLE 32QFN - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*