- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30102 (Zarlink Semiconductor Inc.) T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 PDF資料下載
參數(shù)資料
| 型號： | ZL30102 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| 中文描述： | T1/E1的地層4/4E冗余系統(tǒng)時鐘同步的的DS1/E1和H.110 |
| 文件頁數(shù)： | 27/50頁 |
| 文件大小： | 481K |
| 代理商： | ZL30102 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ZL30102
Data Sheet
27
Zarlink Semiconductor Inc.
Figure 15 - Automatic Reference Switching - Coarse Reference Failure
4.5.2.2 Automatic Reference Switching - Reference Frequency Out-of-Range
When the currently-active input reference in Automatic mode fails through a subtle frequency offset, the REF_FAIL
output is asserted as soon as the Precise Frequency Monitor indicates an out-of-range reference (10 to 20
seconds). The HOLDOVER output is briefly asserted (approximately three reference input cycles) and the
REF_SEL outputs indicate that the device has switched to the other reference. Where the new reference is close
enough in frequency and TIE-corrected phase for the output to stay within the phase-lock-window, the LOCK output
will remain asserted through the reference-switch process. Where the new reference has enough frequency offset
and/or TIE-corrected phase offset to force the output outside the phase-lock-window, the LOCK output will de-
assert, the lock-qualify timer is reset, and LOCK will stay de-asserted for the full lock-time duration. Figure 16
illustrates this process.
2.5 s
10 s
REF0
REF_FAIL0
HOLDOVER
REF_OOR0
(internal signal)
REF1
REF0
REF_SEL
SCM or CFM failure
LOCK
1 s
Lock Time
REF_DIS0
(internal signal)
Note: this scenario is based on REF1 remaining good throughout the duration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30102QDG | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30105QDG1 | T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105 | Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA |
| ZL30105QDG | Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA |
| ZL30106QDG1 | SONET/SDH/PDH Network Interface DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30102_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102QDG | 制造商:Zarlink Semiconductor Inc 功能描述:PLL CLOCK SYNTHESIZER SGL 64TQFP - Trays |
| ZL30102QDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays |
| ZL30105 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 |
| ZL30105_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。