- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30102 (Zarlink Semiconductor Inc.) T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 PDF資料下載
參數(shù)資料
| 型號： | ZL30102 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| 中文描述： | T1/E1的地層4/4E冗余系統(tǒng)時鐘同步的的DS1/E1和H.110 |
| 文件頁數(shù)： | 26/50頁 |
| 文件大?。?/td> | 481K |
| 代理商： | ZL30102 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ZL30102
Data Sheet
26
Zarlink Semiconductor Inc.
The mode selection state machine behaves differently in Automatic mode in that when both reference REF0 and
reference REF1 are out of range (REF_OOR=1), the state machine will select the Holdover state. In Normal mode
the reference out of range (REF_OOR) status is ignored by the state machine. This is illustrated in Figure 14.
Figure 14 - Mode Switching in Automatic Mode
4.5.2.1 Automatic Reference Switching - Coarse Reference Failure
When the currently-active input reference in Automatic mode fails in a coarse manner, the REF_DIS internal signal
places the device in holdover, with the HOLDOVER pin and the REF_FAIL pin asserted. This can occur through
triggering the Single Cycle Monitor, or the Coarse Frequency Monitor, in the Reference Monitor block. If the
reference does not correct itself within the lock-disqualify duration (1 second) the LOCK pin is de-asserted. If the
reference does not correct itself within the reference-disqualify duration (2.5 seconds) the HOLDOVER pin is de-
asserted and the REF_SEL outputs indicate that the device has switched to the other reference. The LOCK pin
remains de-asserted for the full lock-time duration, regardless of the phase and frequency offset of the old and new
references. Figure 15 illustrates this process.
If the reference corrects itself within the lock-disqualify duration (< 1 second) the HOLDOVER pin is de-asserted,
and the REF_FAIL pin is de-asserted. The LOCK pin remains asserted. No reference switching takes place, and
the REF_SEL outputs indicate that the device has remained locked to the old reference.
If the reference does not correct itself within the lock-disqualify duration (1 second), but does correct itself within the
reference-disqualify duration (< 2.5 seconds) the HOLDOVER pin is de-asserted, the REF_FAIL pin is de-asserted,
and the REF_SEL outputs indicate that the device has remained locked to the old reference. However the LOCK
pin is de-asserted, the lock-qualify timer is reset, and the LOCK pin remains de-asserted for the full lock-time
duration. See 7.2, “Performance Characteristics“ on page 46 for lock-time duration.
REF_DIS=1: Current selected reference disrupted (see Figure 3). REF_DIS is an internal signal.
REF_OOR=1: Current selected reference out of range (see Figure 3). REF_OOR is an internal signal.
REF_CH= 1: Reference change, a transition in the reference selection (see Figure 13). REF_CH is an internal signal.
TIE Correction
(HOLDOVER=1)
Holdover
(HOLDOVER=1)
REF_DIS=0
and REF_OOR=0
REF_CH=1
REF_DIS=1
or REF_OOR=1
(REF_DIS=0 and REF_OOR=0 and HMS=1)
or REF_CH=1
RST
Normal
(HOLDOVER=0)
REF_DIS=0 and REF_OOR=0
and REF_CH=0 and HMS=0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30102QDG | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30105QDG1 | T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105 | Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA |
| ZL30105QDG | Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA |
| ZL30106QDG1 | SONET/SDH/PDH Network Interface DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30102_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102QDG | 制造商:Zarlink Semiconductor Inc 功能描述:PLL CLOCK SYNTHESIZER SGL 64TQFP - Trays |
| ZL30102QDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays |
| ZL30105 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 |
| ZL30105_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。