REV. 1.0.1 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC D18 STS1TXA_1_D6 TXHDLCDAT_1_6 TXDS3DATA_1 I TTL Transmit STS-1 Telecom " />
參數(shù)資料
型號: XRT94L31IB-L
廠商: Exar Corporation
文件頁數(shù): 87/133頁
文件大?。?/td> 0K
描述: IC MAPPER DS3/E3/STS-1 504TBGA
標準包裝: 24
應(yīng)用: 網(wǎng)絡(luò)切換
接口: 總線
電源電壓: 3.14 V ~ 3.47 V
封裝/外殼: 504-LBGA
供應(yīng)商設(shè)備封裝: 504-TBGA(35x35)
包裝: 托盤
安裝類型: 表面貼裝
XRT94L31
57
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
D18
STS1TXA_1_D6
TXHDLCDAT_1_6
TXDS3DATA_1
I
TTL
Transmit STS-1 Telecom Bus Interface - Channel 1 - Data Bus Input
pin number 6/Transmit High-Speed HDLC Controller Input Interface
block - Channel 1 - Input Data Bus - Pin 6/Transmit DS3/E3 Serial
Data Input - Channel 1:
The function of this pin depends upon whether or not the STS-1 Telecom
Bus Interface, associated with Channel 1 is enabled.
If STS-1 Telecom Bus (Channel 1) has been enabled - Transmit STS-
1 Telecom Bus Interface - Input Data Bus pin number 6 -
STS1TXA_1_D6:
This input pin along with STS1TXA_1_D7 and STS1TXA_1_D[5:0] func-
tion as the Transmit (Add) STS-1 Telecom Bus Interface - Input Data Bus
for Channel 1. The Transmit STS-1 Telecom Bus interface will sample
and latch this pin upon the falling edge of STS1TXA_CLK_1.
If the STS-1 Telecom Bus Interface (associated with Channel 1) has
been disabled:
This input/output pin can function in either of the following roles, depend-
ing upon which mode the XRT94L31 has been configured to operate in,
as described below.
If the XRT94L31 has been configured to operate in the High-Speed
HDLC Controller over DS3/STS-3 Mode - Transmit High-Speed
HDLC Controller Input Interface block - Data Bus Input pin # 6 -
Channel 1 - TxHDLCDAT_1_6:
This input pin will function as Bit 6 within the Transmit High-Speed HDLC
Controller Input Interface block - Input Data Bus (e.g., the
TxHDLCDat_1[7:0] input pins).
The Transmit High-Speed HDLC Controller Input Interface block will pro-
vide the System-Side Terminal equipment with a byte-wide Transmit
High-Speed HDLC Controlller clock output signal (TxHDLCClk_1). The
Transmit High-Speed HDLC Controller Input Interface block will sample
the data residing on this input pin (along with the rest of the
TxHDLCDat_1[7:0] input pins) upon the rising edge of the TxHDLCClk_1
clock output signal.
If the XRT94L31 is configured to operate in the the Clear-Channel
DS3/E3 Framer over STS-3/STM-1 Mapper Mode - Transmit Payload
Data Input Interface - Channel 1 - Transmit DS3/E3 Serial Data Input
- TXDS3DATA_1:
This input pin functions as the Transmit Payload Data Serial Input pin for
Channel 1. In this case, the System-Side terminal equipment is
expected to apply all outbound data (which is intended to be carried via
the DS3 or E3 payload bits) to this input pin.
The Transmit Payload Data Input Interface will sample the data, residing
at the TxDS3DATA_1 input pin, upon the rising edge of TxInClk.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
XRT94L33IB-L IC MAPPER DS3/E3/STS-1 504TBGA
XRT94L43IB-F IC MAPPER SONET/SDH OC12 516BGA
XS1-G02B-FB144-I4 IC MCU 32BIT 16KB OTP 144FBGA
XTR114U/2K5 IC 4-20MA I-TRANSMITTER 14-SOIC
ZXHF5000JB24TC IC SWITCH QUAD 2X1 24QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT94L33 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS
XRT94L33_06 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
XRT94L33_07 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS
XRT94L33_1 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL
XRT94L33_2 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS