
XRT94L31
125
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
NOTE: The values for t29 and t30 can be found in
1.12
RECEIVE ORDERWIRE (E1, F1, E2) BYTES OVERHEAD OUTPUT PORT
The Receive Order-wire Byte Overhead output port provides a dedicated port for the user to extract out the
Order-wire (e.g., the E1, F1 and E2) bytes from that within the incoming STS-3/STM-1 data-stream. The user
should note that all of the output signals (of this port) are updated upon the falling edge of RxTOHClk. The
timing wave-form and information for the Receive Order-wire Byte Overhead output port is presented below.
FIGURE 28. ILLUSTRATION OF THE TIMING WAVE-FORM OF THE RECEIVE POH OVERHEAD OUTPUT PORT
TABLE 29: TIMING INFORMATION FOR THE RECEIVE POH OVERHEAD OUTPUT PORT
SYMBOL
DESCRIPTION
MIN.
TYP.
MAX.
t29
Falling edge of RxPOHClk to rising edge of RxPOHFrame and RxPOHValid
-0.3ns
0ns
t30
Falling edge of RxPOHClk to RxPOH output delay
-0.3ns
0ns
RxPOH
RxPOHClk
RxPOHFrame
RxPOHValid
t29
t30