XRT72L52
106
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. 1.0.3
NOTE: For more information on the N-Bit, within the ITU-T G.751 frame, refer to
Bit 2 - TxAIS Enable
This Read/Write bit-field permits the user to configure the Transmit Section of the Framer IC to transmit an AIS
pattern to the remote terminal
Setting this bit-field to "0" configures the Transmit Section (of the chip) to transmit data in a normal manner
(e.g., as received via the Input Interface).
Setting this bit-field to "1" configures the Transmit Section (of the chip) to transmit an "All Ones" pattern (e.g.,
an AIS pattern) to the remote terminal.
NOTE: For more information on the AIS pattern, refer to
Bit 1 - TxLOS Enable
This Read/Write bit-field permits the user to configure the Transmit Section of the Framer IC to transmit an
LOS (e.g., All Zeros) pattern to the remote terminal
Setting this bit-field to "0" configures the Transmit Section (of the chip) to transmit data in a normal manner
(e.g., as received via the Input Interface).
Setting this bit-field to "1" configures the Transmit Section (of the chip) to transmit an "All Zeros" pattern (e.g.,
an LOS pattern) to the remote terminal.
NOTE: For more information on the LOS pattern, refer to
Bit 0 - TxFAS Source Select
This Read/Write bit-field permits the user to configure the Transmit Section of the Channel to either:
a. Internally generate the FAS (Framing Alignment Signal) pattern, within the outbound E3 frames, or to
b. use the Input Interface as the source for the FAS pattern.
Setting this bit-field to "0" configures the Transmit Section of the Channel to internally generate the FAS
pattern, for each outbound E3 frame.
Setting this bit-field to "1" configures the Transmit Section of the Channel to use the Input Interface as the
source for the FAS pattern.
NOTE: For more information on the FAS pattern, refer to
2.3.7.2
Transmit E3 LAPD Configuration Register (ITU-T G.751)
TABLE 8:
TXNSOURCESEL[1:0]
SOURCE OF N-BIT
00
TxE3 Service Bits Register (Address = 0x35)
01
Transmit Overhead Data Input Interface
10
Transmit LAPD Controller
11
Transmit Payload Data Input Interface.
TXE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0X33)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Not Used
Auto Retrans-
mit
Not Used
TxLAPD
Msg Length
TxLAPD
Enable
RO
R/W
RO
R/W
0
1
0