
XRT7250
DS3/E3 FRAMER IC
á
REV. 1.1.1
70
Bit 4 - COFA (Change of Frame Alignment) Inter-
rupt Status
This Reset-upon-Read bit-field will be set to "1" if the
Change of Frame Alignment interrupt has occurred
since the last read of this register.
The Receive E3 Framer will generate the Change of
Frame Alignment interrupt if it has detected a change
in frame alignment in the incoming E3 frames.
Bit 3 - OOF (Receive E3 Framer) Interrupt Status
This Reset Upon Read bit-field is set to "1" if the Re-
ceive E3 Framer has detected a Change in the Out-
of-Frame (OOF) Condition, since the last time this
register was read. Therefore, this bit-field will be as-
serted under either of the following two conditions:
1. When the Receive E3 Framer has detected the
appropriate conditions to declare an OOF Condi-
tion.
2. When the Receive E3 Framer has transitioned
from the OOF Condition (Frame Acquisition
Mode) into the In-Frame Condition (Frame Main-
tenance mode).
NOTE: For more information of the OOF Condition, please
see Section 5.3.2.1.
Bit 2 - LOF (Loss of Frame) Interrupt Status
This Reset-upon-Read bit-field will be set to "1" if a
Change in LOF Condition interrupt has occurred
since the last read of this register.
The Receive E3 Framer will generate the Change in
LOF Condition interrupt is response to either of the
following two occurrences.
1. Whenever the Receive E3 Framer transitions
from the OOF Condition state into the LOF Con-
dition state, within the E3 Framing Acquisition/
2. Whenever the Receive E3 Framer transitions
from the FA1, FA2 Octet Verification state to the
In-frame state, within the E3 Framing Acquisition/
Bit 1 - LOS (Loss of Signal) Interrupt Status
This Reset Upon Read bit will be set to "1", if the Re-
ceive E3 Framer has detected a
Change in the LOS Status condition, since the last
time this register was read. This bit-field will be as-
serted under either of the following two conditions:
1. When the Receive E3 Framer detects the occur-
rence of an LOS Condition (e.g., the occurrence
of 32 consecutive spaces in the incoming E3 data
stream), and
2. When the Receive E3 Framer detects the end of
an LOS Condition (e.g., when the Receive E3
Framer detects a string 32 bits that does not con-
tain a string of four consecutive "0’s").
The local P can determine the current state of the
LOS condition by reading bit 6 of the Rx E3 Configu-
ration and Status Register (Address = 0x11).
NOTE: For more information in the LOS of Signal (LOS)
Alarm, please see Section 5.3.2.6.
Bit 0 - AIS Interrupt Status
This Reset Upon Read bit field will be set to "1", if the
Receive E3 Framer has detected a Change in the AIS
condition, since the last time this register was read.
This bit-field will be asserted under either of the fol-
lowing two conditions:
1. When the Receive E3 Framer first detects an AIS
Condition in the incoming E3 data stream.
2. When the Receive E3 Framer has detected the
end of an AIS Condition in the incoming E3 data
stream.
The local P can determine the current state of the
AIS condition by reading bit 7 of the Rx E3 Configura-
tion and Status Register (Address = 0x11).
NOTE: For more information on the AIS Condition please
see Section 5.3.2.6.2.
2.3.3.6
Receive E3 Interrupt Status Register -
2 (E3, ITU-T G.832)
Bit 6 - TTB Change Interrupt Status (Receipt of
New Trail Trace Buffer Message interrupt)
RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15)
BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0
Not Used
TTB
Change
Interrupt
Status
Not Used
FEBE
Interrupt
Status
FERF
Interrupt
Status
BIP-8
Error Interrupt
Status
Framing
Byte Error
Interrupt
Status
RxPld
Mis
Interrupt
Status
RO
RUR
RO
RUR
00
000