- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376460 > XRS10L120 (Exar Corporation) SERIAL ATA II: 1:2 PORT MULTIPLIER PDF資料下載
參數(shù)資料
| 型號： | XRS10L120 |
| 廠商： | Exar Corporation |
| 英文描述： | SERIAL ATA II: 1:2 PORT MULTIPLIER |
| 中文描述： | 串行ATA II：1:2端口倍增器 |
| 文件頁數(shù)： | 8/52頁 |
| 文件大?。?/td> | 399K |
| 代理商： | XRS10L120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
XRS10L120
PRELIMINARY
6
SERIAL ATA II: 1:2 PORT MULTIPLIER
REV. P1.0.1
2.0
FUNCTIONAL DESCRIPTION
A top-level view of the XRS10L120 is shown in
Figure 3
outlining the interfaces to the device and the required
support components. The data path can be seen at the top of the device. This includes the output transmit and
input receive path at the top left, providing the upstream interface to the host, and the output transmit and input
receive paths at the top right, providing the downstream interface to the target devices. The clocking, control,
and configuration interfaces are shown below the dashed line.
The XRS10L120 incorporates identical instantiations of a dual-channel Serial ATA II 3 Gbps PHY macro. This
common building block provides a uniform implementation with common characteristics and a common
register map, but provides a functional implementation of independent PHY blocks. Digital logic
implementations of Serial ATA link layer blocks along with port multiplier logic provide the remainder of the data
path within the XRS10L120. In addition, management and control interfaces including an MDIO interface for
register control, a JTAG interface for boundary scan purposes, and a resistor calibration circuit complete the
device. A block diagram of the XRS10L120 is shown in
Figure 4
.
F
IGURE
3. XRS10L120 I
NTERFACES
F
IGURE
4. XRS10L120 B
LOCK
D
IAGRAM
SiT_P0/SiT_N0
SiR_P0/SiR_N0
DRACT[1:0]
HBACT0
RESETB
PWRDNB
MDC
MDIO
1
RBIAS
SOT_P/N[1:0]
SOR_P/N[1:0]
CMU_REF_P/N
XOD
XOG
TCK
TDI
TDO
1
TMS
TRST
Serial ATA Upstream
Interface to HBAs
Control and
configuration
Interface
Serial ATA Downstream
Interface to HBAs
Reference Clock
Crystal Oscillator Inputs
JTAG Interface
VDDA
Calibration Resistor
49.9
Ω ±
1%
Output Port Status LED
SATA II
LINK
LAYER
RATE
ADJUST
FIFO
SATA II
LINK
LAYER
SATA II
LINK
LAYER
SATA II
3G PHY
SOR0
SOT0
PORT
MULTIPLIER
SATA II
3G PHY
SOR1
SOT1
SATA II
3G PHY
SIT
SIR
相關PDF資料 |
PDF描述 |
|---|---|
| XRS10L120IV | SERIAL ATA II: 1:2 PORT MULTIPLIER |
| XRT16C854 | 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO |
| XRT16L2552 | 2.25V TO 5.5V DUART WITH 16-BYTE FIFO |
| XRT3591 | SINGLECHIP V. 35 TRANSCEIVER |
| XRT3591B | SINGLECHIP V. 35 TRANSCEIVER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRS10L120_09 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SERIAL ATA II: PORT MULTIPLIER |
| XRS10L120ES | 功能描述:計數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| XRS10L120IL | 制造商:EXAR 制造商全稱:EXAR 功能描述:SERIAL ATA II: PORT MULTIPLIER |
| XRS10L120ILES | 功能描述:計數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| XRS10L120IL-F | 功能描述:計數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。