- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376460 > XRS10L120 (Exar Corporation) SERIAL ATA II: 1:2 PORT MULTIPLIER PDF資料下載
參數(shù)資料
| 型號(hào)： | XRS10L120 |
| 廠商： | Exar Corporation |
| 英文描述： | SERIAL ATA II: 1:2 PORT MULTIPLIER |
| 中文描述： | 串行ATA II：1:2端口倍增器 |
| 文件頁數(shù)： | 14/52頁 |
| 文件大?。?/td> | 399K |
| 代理商： | XRS10L120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
XRS10L120
PRELIMINARY
12
SERIAL ATA II: 1:2 PORT MULTIPLIER
REV. P1.0.1
2.7
Test and Loopback Modes
The XRS10L120 provides for loopback testing on both the host and device interfaces, and incorporates a
number of internal testing features, as outlined in the following subsections.
2.7.1
Host Side Loopback Modes
The XRS10L120 supports two forms of host loopback modes: a shallow serial loopback implemented within
the host PHY macro, or a deep parallel loopback implemented within the device PHY macros after the port
selector and port multiplier functionality.
S
HALLOW
H
OST
L
OOPBACK
M
ODE
The shallow host loopback mode is shown in
Figure 10
. In this mode, the incoming data stream from the host
and embedded clock are recovered by an internal CDR, and the deserialized data is retransmitted serially back
to the host, as clocked by the recovered clock. In this implementation, the received data is still transmitted to
the internal port selector block and will propagate through to the device side output pins.
D
EEP
H
OST
L
OOPBACK
M
ODE
The deep host loopback mode is shown in
Figure 11
. In this mode, the incoming data stream from the host is
transmitted through the digital blocks within the XRS10L120, and the loopback path is implemented at the
device-side Serial ATA PHY block. Note that once again, the looped back data is still transmitted on the device-
side output pins. The deep host loopback mode is enabled by using the Parallel Loopback registers for the
downstream PHYs in Device 2 or 3. This received data must be in the form of valid SATA frames for a deep
loopback to be successful, or the internal logic must be bypassed via MDIO register settings.
F
IGURE
10. S
HALLOW
H
OST
L
OOPBACK
M
ODE
F
IGURE
11. D
EEP
H
OST
L
OOPBACK
M
ODE
Dual PHY
SOT0
SOR0
SOT1
SOR1
Port Multiplier
PHY Layer
SiT
SiR
Dual PHY
SOT0
SOR0
SOT1
SOR1
Port Multiplier
PHY Layer
SiT
SiR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRS10L120IV | SERIAL ATA II: 1:2 PORT MULTIPLIER |
| XRT16C854 | 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO |
| XRT16L2552 | 2.25V TO 5.5V DUART WITH 16-BYTE FIFO |
| XRT3591 | SINGLECHIP V. 35 TRANSCEIVER |
| XRT3591B | SINGLECHIP V. 35 TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRS10L120_09 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SERIAL ATA II: PORT MULTIPLIER |
| XRS10L120ES | 功能描述:計(jì)數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| XRS10L120IL | 制造商:EXAR 制造商全稱:EXAR 功能描述:SERIAL ATA II: PORT MULTIPLIER |
| XRS10L120ILES | 功能描述:計(jì)數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| XRS10L120IL-F | 功能描述:計(jì)數(shù)器 IC RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。