- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4208 > XCV812E-6FG900C (Xilinx Inc)IC FPGA 1.8V C-TEMP 900-FBGA PDF資料下載
參數(shù)資料
| 型號： | XCV812E-6FG900C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 1/118頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 1.8V C-TEMP 900-FBGA |
| 產(chǎn)品變化通告： | FPGA Family Discontinuation 18/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-E EM |
| LAB/CLB數(shù)： | 4704 |
| 邏輯元件/單元數(shù)： | 21168 |
| RAM 位總計： | 1146880 |
| 輸入/輸出數(shù)： | 556 |
| 門數(shù)： | 254016 |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 900-BBGA |
| 供應(yīng)商設(shè)備封裝： | 900-FBGA |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
2000-2014 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS025-1 (v3.0) March 21, 2014
Module 1 of 4
Production Product Specification
1
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Features
Fast, Extended Block RAM, 1.8 V FPGA Family
-
560 Kb and 1,120 Kb embedded block RAM
-
130 MHz internal performance (four LUT levels)
-
PCI compliant 3.3 V, 32/64-bit, 33/66-MHz
Sophisticated SelectRAM+ Memory Hierarchy
-
294 Kb of internal configurable distributed RAM
-
Up to 1,120 Kb of synchronous internal block RAM
-
True Dual-Port block RAM
-
Memory bandwidth up to 2.24 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
-
Designed for high-performance Interfaces to
external memories
200 MHz ZBT* SRAMs
200 Mb/s DDR SDRAMs
Highly Flexible SelectIO+ Technology
-
Supports 20 high-performance interface standards
-
Up to 556 singled-ended I/Os or up to 201
differential I/O pairs for an aggregate bandwidth of
>100 Gb/s
Complete Industry-Standard Differential Signalling
Support
-
LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
-
Al I/O signals can be input, output, or bi-directional
-
LVPECL and LVDS clock inputs for 300+ MHz
clocks
Proprietary High-Performance SelectLink
Technology
-
80 Gb/s chip-to-chip communication link
-
Support for Double Data Rate (DDR) interface
-
Web-based HDL generation methodology
Eight Fully Digital Delay-Locked Loops (DLLs)
IEEE 1149.1 boundary-scan logic
Supported by Xilinx Foundation Series and Alliance
Series Development Systems
-
Internet Team Design (Xilinx iTD) tool ideal for
million-plus gate density designs
-
Wide selection of PC or workstation platforms
SRAM-based In-System Configuration
-
Unlimited re-programmability
Advanced Packaging Options
-
1.0 mm FG676 and FG900
-
1.27 mm BG560
0.18
μm 6-layer Metal Process with Copper
Interconnect
100% Factory Tested
* ZBT is a trademark of Integrated Device Technology, Inc.
Introduction
The Virtex-E Extended Memory (Virtex-EM) family of
FPGAs is an extension of the highly successful Virtex-E
family architecture. The Virtex-EM family (devices shown in
Table 1) includes all of the features of Virtex-E, plus addi-
tional block RAM, useful for applications such as network
switches and high-performance video graphic systems.
Xilinx developed the Virtex-EM product family to enable
customers to design systems requiring high memory band-
width, such as 160 Gb/s network switches. Unlike traditional
ASIC devices, this family also supports fast time-to-market
delivery, because the development engineering is already
completed. Just complete the design and program the
device. There is no NRE, no silicon production cycles, and no
additional delays for design re-work. In addition, designers
can update the design over a network at any time, providing
product upgrades or updates to customers even sooner.
The Virtex-EM family is the result of more than fifteen years
of FPGA design experience. Xilinx has a history of support-
ing customer applications by providing the highest level of
logic, RAM, and features available in the industry. The Vir-
tex-EM family, first FPGAs to deploy copper interconnect,
offers the performance and high memory bandwidth for
advanced system integration without the initial investment,
long development cycles, and inventory risk expected in tra-
ditional ASIC development.
0
Virtex-E 1.8 V Extended Memory
Field Programmable Gate Arrays
DS025-1 (v3.0) March 21, 2014
00
Production Product Specification
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCB106DHAR-S621 | EDGECARD 212POS DIP R/A .050 SLD |
| XC6VLX240T-1FFG1759C | IC FPGA VIRTEX 6 241K 1759FFGBGA |
| ACC65DRXN | CONN EDGECARD 130PS .100 DIP SLD |
| RMC65DRYI-S734 | CONN EDGECARD 130PS DIP .100 SLD |
| XC4VSX55-10FF1148I | IC FPGA VIRTEX-4SX 1148FFBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCV812E-6FG900I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-7BG404C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-7BG404I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-7BG556C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-7BG556I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。