- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372856 > XC7445B (飛思卡爾半導(dǎo)體(中國)有限公司) RISC Microprocessor Hardware Specifications PDF資料下載
參數(shù)資料
| 型號： | XC7445B |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | RISC Microprocessor Hardware Specifications |
| 中文描述： | RISC微處理器硬件規(guī)格 |
| 文件頁數(shù)： | 16/64頁 |
| 文件大?。?/td> | 1127K |
| 代理商： | XC7445B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1
16
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 3
provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
SYSCLK jitter
—
± 150
—
± 150
—
± 150
—
± 150
ps
4, 6
Internal PLL relock time
—
100
—
100
—
100
—
100
μ
s
5
Notes
:
1.
Caution
: The SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK
(bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or
minimum operating frequencies. Refer to the PLL_CFG[0:4] signal description in
Section 9.1, “PLL Configuration,”
for valid PLL_CFG[0:4] settings.
2. Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V.
3. Timing is guaranteed by design and characterization.
4. This represents total input jitter—short term and long term combined—and is guaranteed by design.
5. Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time
required for PLL lock after a stable V
DD
and SYSCLK are reached during the power-on reset sequence. This
specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also
note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the
power-on reset sequence.
6. The SYSCLK driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set low
to allow cascade connected PLL-based devices to track SYSCLK drivers with the specified jitter.
Table 8. Clock AC Timing Specifications (continued)
At recommended operating conditions. See
Table 4
.
Characteristic
Symbol
Maximum Processor Core Frequency
Unit
Notes
733 MHz
867 MHz
933 MHz
1 GHz
Min
Max
Min
Max
Min
Max
Min
Max
SYSCLK
VM
VM
VM
CV
IH
CV
IL
VM = Midpoint Voltage (OV
DD
/2)
t
SYSCLK
t
KR
t
KF
t
KHKL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC74UH | SEE A3212EUA-T |
| XC74UH00AAM | MICROPOWER ULTRA SENSITIVE SWITCH W/TIN |
| XC74UH02AAM | XC74UH |
| XC74UH04AAM | SEE A3213ELHLT-T |
| XC74UH08AAM | Hall Effect IC; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC74UH | 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:XC74UH |
| XC74UH00AAM | 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:XC74UH |
| XC74UH02AAM | 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:XC74UH |
| XC74UH04AAM | 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:XC74UH |
| XC74UH08AAM | 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:XC74UH |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。