- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4269 > XC3S1200E-4FGG400I (Xilinx Inc)IC FPGA SPARTAN-3E 1200K 400FBGA PDF資料下載
參數(shù)資料
| 型號： | XC3S1200E-4FGG400I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 216/227頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-3E 1200K 400FBGA |
| 標準包裝： | 60 |
| 系列： | Spartan®-3E |
| LAB/CLB數(shù)： | 2168 |
| 邏輯元件/單元數(shù)： | 19512 |
| RAM 位總計： | 516096 |
| 輸入/輸出數(shù)： | 304 |
| 門數(shù)： | 1200000 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 400-BGA |
| 供應商設備封裝： | 400-FBGA（21x21） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁當前第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁
Spartan-3E FPGA Family: Functional Description
DS312 (v4.1) July 19, 2013
Product Specification
89
Compatible Flash Families
The Spartan-3E BPI configuration interface operates with a
wide variety of x8 or x8/x16 parallel NOR Flash devices.
Table 61 provides a few Flash memory families that operate
with the Spartan-3E BPI interface. Consult the data sheet
for the desired parallel NOR Flash to determine its suitability
The basic timing requirements and waveforms are provided
(Module 3).
CCLK Frequency
In BPI mode, the FPGA’s internal oscillator generates the
configuration clock frequency that controls all the interface
timing. The FPGA starts configuration at its lowest
frequency and increases its frequency for the remainder of
the configuration process if so specified in the configuration
bitstream. The maximum frequency is specified using the
ConfigRate bitstream generator option.
Table 62 shows the maximum ConfigRate settings for
various typical PROM read access times over the
Commercial temperature operating range. See Byte
and UG332 for more detailed information. Despite using
slower ConfigRate settings, BPI mode is equally fast as the
other configuration modes. In BPI mode, data is accessed
at the ConfigRate frequency and internally serialized with
an 8X clock frequency.
Using the BPI Interface after Configuration
After the FPGA successfully completes configuration, all
pins connected to the parallel Flash PROM are available as
user I/Os.
If not using the parallel Flash PROM after configuration,
drive LDC0 High to disable the PROM’s chip-select input.
The remainder of the BPI pins then become available to the
FPGA application, including all 24 address lines, the eight
data lines, and the LDC2, LDC1, and HDC control pins.
Because all the interface pins are user I/Os after
configuration, the FPGA application can continue to use the
interface pins to communicate with the parallel Flash
PROM. Parallel Flash PROMs are available in densities
ranging from 1 Mbit up to 128 Mbits and beyond. However,
a single Spartan-3E FPGA requires less than 6 Mbits for
configuration. If desired, use a larger parallel Flash PROM
to contain additional non-volatile application data, such as
MicroBlaze processor code, or other user data, such as
serial numbers and Ethernet MAC IDs. In such an example,
the FPGA configures from parallel Flash PROM. Then using
FPGA logic after configuration, a MicroBlaze processor
embedded within the FPGA can either execute code directly
from parallel Flash PROM or copy the code to external DDR
SDRAM and execute from DDR SDRAM. Similarly, the
FPGA application can store non-volatile application data
within the parallel Flash PROM.
The FPGA configuration data is stored starting at either at
location 0 or the top of memory (addresses all ones) or at
both locations for MultiBoot mode. Store any additional data
beginning in other available parallel Flash PROM sectors.
Do not mix configuration data and user data in the same
sector.
Similarly, the parallel Flash PROM interface can be
expanded to additional parallel peripherals.
The address, data, and LDC1 (OE#) and HDC (WE#)
control signals are common to all parallel peripherals.
Connect the chip-select input on each additional peripheral
to one of the FPGA user I/O pins. If HSWAP = 0 during
configuration, the FPGA holds the chip-select line High via
an internal pull-up resistor. If HSWAP = 1, connect the
select line to +3.3V via an external 4.7 k
Ω pull-up resistor to
avoid spurious read or write operations. After configuration,
drive the select line Low to select the desired peripheral.
Refer to the individual peripheral data sheet for specific
interface and communication protocol requirements.
The FPGA optionally supports a 16-bit peripheral interface
by driving the LDC2 (BYTE#) control pin High after
configuration. See Precautions Using x8/x16 Flash PROMs
for additional information.
The FPGA provides up to 24 address lines during
configuration, addressing up to 128 Mbits (16 Mbytes). If
using a larger parallel PROM, connect the upper address
lines to FPGA user I/O. During configuration, the upper
address lines will be pulled High if HSWAP = 0. Otherwise,
use external pull-up or pull-down resistors on these address
lines to define their values during configuration.
Precautions Using x8/x16 Flash PROMs
Most low- to mid-density PROMs are byte-wide (x8)
only. Many higher-density Flash PROMs support both
byte-wide (x8) and halfword-wide (x16) data paths and
include a mode input called BYTE# that switches between
x8 or x16. During configuration, Spartan-3E FPGAs only
Table 61: Compatible Parallel NOR Flash Families
Flash Vendor
Flash Memory Family
M29W, J3D StrataFlash
S29
MX29
Table 62: Maximum ConfigRate Settings for Parallel
Flash PROMs (Commercial Temperature Range)
Flash Read Access Time
Maximum ConfigRate
Setting
250 ns
3
115 ns
6
45 ns
12
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSC43DTEI | CONN EDGECARD 86POS .100 EYELET |
| XC6SLX25T-N3FGG484I | IC FPGA SPARTAN-6 484FBGA |
| XC3S1000-4FGG456I | SPARTAN-3A FPGA 1M STD 456-FBGA |
| XC3S1000-5FGG456C | SPARTAN-3A FPGA 1M 456-FBGA |
| GEC50DTEI | CONN EDGECARD 100POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1200E-4FGG484C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family |
| XC3S1200E-4FGG484I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family |
| XC3S1200E-4FT256C | 制造商:Xilinx 功能描述:FPGA SPARTAN-3E 1.2M GATES 19512 CELLS 572MHZ 90NM 1.2V 256F - Trays |
| XC3S1200E-4FT256CES | 制造商:Xilinx 功能描述: |
| XC3S1200E-4FT256I | 功能描述:IC FPGA SPARTAN 3E 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3E 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27） |
發(fā)布緊急采購，3分鐘左右您將得到回復。