- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4269 > XC3S1200E-4FGG400I (Xilinx Inc)IC FPGA SPARTAN-3E 1200K 400FBGA PDF資料下載
參數(shù)資料
| 型號： | XC3S1200E-4FGG400I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 208/227頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-3E 1200K 400FBGA |
| 標準包裝： | 60 |
| 系列： | Spartan®-3E |
| LAB/CLB數(shù)： | 2168 |
| 邏輯元件/單元數(shù)： | 19512 |
| RAM 位總計： | 516096 |
| 輸入/輸出數(shù)： | 304 |
| 門數(shù)： | 1200000 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 400-BGA |
| 供應商設(shè)備封裝： | 400-FBGA（21x21） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁當前第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁
Spartan-3E FPGA Family: Functional Description
DS312 (v4.1) July 19, 2013
Product Specification
81
read operations at this time. Spartan-3E FPGAs issue the
read command just once. If the SPI Flash is not ready, then
the FPGA does not properly configure.
If the 3.3V supply is last in the sequence and does not ramp
fast enough, or if the SPI Flash PROM cannot be ready
when required by the FPGA, delay the FPGA configuration
process by holding either the FPGA's PROG_B input or
INIT_B input Low, as highlighted in Figure 54. Release the
FPGA when the SPI Flash PROM is ready. For example, a
simple R-C delay circuit attached to the INIT_B pin forces
the FPGA to wait for a preselected amount of time.
Alternately, a Power Good signal from the 3.3V supply or a
system reset signal accomplishes the same purpose. Use
an open-drain or open-collector output when driving
PROG_B or INIT_B.
SPI Flash PROM Density Requirements
Table 57 shows the smallest usable SPI Flash PROM to
program a single Spartan-3E FPGA. Commercially
available SPI Flash PROMs range in density from 1 Mbit to
128 Mbits. A multiple-FPGA daisy-chained application
requires a SPI Flash PROM large enough to contain the
sum of the FPGA file sizes. An application can also use a
larger-density SPI Flash PROM to hold additional data
beyond just FPGA configuration data. For example, the SPI
Flash PROM can also store application code for a
MicroBlaze RISC processor core integrated in the
Spartan-3E FPGA. See Using the SPI Flash Interface after
CCLK Frequency
In SPI Flash mode, the FPGA’s internal oscillator generates
the configuration clock frequency. The FPGA provides this
clock on its CCLK output pin, driving the PROM’s clock input
pin. The FPGA starts configuration at its lowest frequency
and increases its frequency for the remainder of the
configuration process if so specified in the configuration
bitstream. The maximum frequency is specified using the
ConfigRate bitstream generator option. The maximum
frequency supported by the FPGA configuration logic
depends on the timing for the SPI Flash device. Without
examining the timing for a specific SPI Flash PROM, use
ConfigRate = 12 or lower. SPI Flash PROMs that support
the FAST READ command support higher data rates. Some
such PROMs support up to ConfigRate = 25 and beyond
but require careful data sheet analysis. See Serial
detailed timing analysis.
Using the SPI Flash Interface after Configuration
After the FPGA successfully completes configuration, all of
the pins connected to the SPI Flash PROM are available as
user-I/O pins.
If not using the SPI Flash PROM after configuration, drive
CSO_B High to disable the PROM. The MOSI, DIN, and
CCLK pins are then available to the FPGA application.
Because all the interface pins are user I/O after
configuration, the FPGA application can continue to use the
SPI Flash interface pins to communicate with the SPI Flash
PROM, as shown in Figure 56. SPI Flash PROMs offer
random-accessible, byte-addressable, read/write,
non-volatile storage to the FPGA application.
SPI Flash PROMs are available in densities ranging from
1 Mbit up to 128 Mbits. However, a single Spartan-3E
FPGA requires less than 6 Mbits. If desired, use a larger
SPI Flash PROM to contain additional non-volatile
application data, such as MicroBlaze processor code, or
other user data such as serial numbers and Ethernet MAC
IDs. In the example shown in Figure 56, the FPGA
configures from SPI Flash PROM. Then using FPGA logic
after configuration, the FPGA copies MicroBlaze code from
SPI Flash into external DDR SDRAM for code execution.
Similarly, the FPGA application can store non-volatile
application data within the SPI Flash PROM.
The FPGA configuration data is stored starting at location 0.
Store any additional data beginning in the next available SPI
Flash PROM sector or page. Do not mix configuration data
and user data in the same sector or page.
Similarly, the SPI bus can be expanded to additional SPI
peripherals. Because SPI is a common industry-standard
interface, various SPI-based peripherals are available, such
as analog-to-digital (A/D) converters, digital-to-analog (D/A)
converters, CAN controllers, and temperature sensors.
However, if sufficient I/O pins are available in the
application, Xilinx recommends creating a separate SPI bus
to control peripherals. Creating a second port reduces the
loading on the CCLK and DIN pins, which are crucial for
configuration.
The MOSI, DIN, and CCLK pins are common to all SPI
peripherals. Connect the select input on each additional SPI
peripheral to one of the FPGA user I/O pins. If HSWAP = 0
during configuration, the FPGA holds the select line High. If
HSWAP = 1, connect the select line to +3.3V via an external
4.7 k
Ω pull-up resistor to avoid spurious read or write
operations. After configuration, drive the select line Low to
select the desired SPI peripheral.
Table 57: Number of Bits to Program a Spartan-3E
FPGA and Smallest SPI Flash PROM
Device
Number of
Configuration Bits
Smallest Usable SPI
Flash PROM
XC3S100E
581,344
1Mbit
XC3S250E
1,353,728
2Mbit
XC3S500E
2,270,208
4Mbit
XC3S1200E
3,841,184
4Mbit
XC3S1600E
5,969,696
8Mbit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSC43DTEI | CONN EDGECARD 86POS .100 EYELET |
| XC6SLX25T-N3FGG484I | IC FPGA SPARTAN-6 484FBGA |
| XC3S1000-4FGG456I | SPARTAN-3A FPGA 1M STD 456-FBGA |
| XC3S1000-5FGG456C | SPARTAN-3A FPGA 1M 456-FBGA |
| GEC50DTEI | CONN EDGECARD 100POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1200E-4FGG484C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family |
| XC3S1200E-4FGG484I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3E FPGA Family |
| XC3S1200E-4FT256C | 制造商:Xilinx 功能描述:FPGA SPARTAN-3E 1.2M GATES 19512 CELLS 572MHZ 90NM 1.2V 256F - Trays |
| XC3S1200E-4FT256CES | 制造商:Xilinx 功能描述: |
| XC3S1200E-4FT256I | 功能描述:IC FPGA SPARTAN 3E 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3E 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設(shè)備封裝:676-FBGA（27x27） |
發(fā)布緊急采購，3分鐘左右您將得到回復。