- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374986 > XC3S1000-4CPG132C (XILINX INC) Spartan-3 FPGA Family: Complete Data Sheet PDF資料下載
參數(shù)資料
| 型號： | XC3S1000-4CPG132C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Spartan-3 FPGA Family: Complete Data Sheet |
| 中文描述： | FPGA, 192 CLBS, 50000 GATES, PBGA132 |
| 封裝： | LEAD FREE, CSP-132 |
| 文件頁數(shù)： | 23/198頁 |
| 文件大?。?/td> | 1605K |
| 代理商： | XC3S1000-4CPG132C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
Spartan-3 FPGA Family: Functional Description
16
www.xilinx.com
DS099-2 (v1.3) August 24, 2004
Preliminary Product Specification
40
R
“wide” words to form “narrow” words. When the data bus
width is eight bits or greater, extra parity bits become avail-
able. The width of the total data path (w) is the sum of the
DI/DO bus width and any parity bits (p).
The width selection made for the DI/DO bus determines the
number of address lines according to the relationship
expressed below:
r = 14 – [log(w–p)/log(2)]
In turn, the number of address lines delimits the total num-
ber (n) of addressable locations or depth according to the
following equation:
(1)
n = 2
r
(2)
The product of w and n yields the total block RAM capacity.
Equations (1) and (2) show that as the data bus width
increases, the number of address lines along with the num-
ber of addressable memory locations decreases. Using the
permissible DI/DO bus widths as inputs to these equations
provides the bus width and memory capacity measures
shown in
Table 10
.
Block RAM Data Operations
Writing data to and accessing data from the block RAM are
synchronous operations that take place independently on
each of the two ports.
The waveforms for the write operation are shown in the top
half of the
Figure 9
,
Figure 10
, and
Figure 11
. When the WE
and EN signals enable the active edge of CLK, data at the
DI input bus is written to the block RAM location addressed
by the ADDR lines.
There are a number of different conditions under which data
can be accessed at the DO outputs. Basic data access
always occurs when the WE input is inactive. Under this
condition, data stored in the memory location addressed by
the ADDR lines passes through a transparent output latch
to the DO outputs. The timing for basic data access is
shown in the portions of
Figure 9
,
Figure 10
, and
Figure 11
during which WE is Low.
Data can also be accessed on the DO outputs when assert-
ing the WE input. This is accomplished using two different
attributes:
Choosing the WRITE_FIRST attribute, data is written to the
addressed memory location on an enabled active CLK edge
and is also passed to the DO outputs. WRITE_FIRST timing
is shown in the portion of
Figure 9
during which WE is High.
Table 10:
Port Aspect Ratios for Port A or B
DI/DO Bus Width
(w – p bits)
DIP/DOP
Bus Width (p bits)
Total Data Path
Width (w bits)
ADDR Bus
Width (r bits)
No. of
Addressable
Locations (n)
Block RAM
Capacity
(bits)
1
0
1
14
16,384
16,384
2
0
2
13
8,192
16,384
4
0
4
12
4,096
16,384
8
1
9
11
2,048
18,432
16
2
18
10
1,024
18,432
32
4
36
9
512
18,432
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3S1000-4CPG132I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQ208C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQ208I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQG208C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQG208I | Spartan-3 FPGA Family: Complete Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1000-4CPG132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4FG1156C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family : Complete Data Sheet |
| XC3S1000-4FG1156I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-4FG320C | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 1M GATES 17280 CELLS 630MHZ 1.2V 320FBGA - Trays |
| XC3S1000-4FG320I | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 1M GATES 17280 CELLS 630MHZ 1.2V 320FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。