參數(shù)資料
型號(hào)： WM8768
廠商： Wolfson Microelectronics
英文描述： 24-bit, 192kHz 8-Channel DAC
中文描述： 24位，192kHz的8通道DAC
文件頁(yè)數(shù)： 22/38頁(yè)
文件大?。?/td> 393K
代理商： WM8768
WM8768
Production Data
w
PD Rev 4.1 March 2005
22
By default, LRCLK and DIN1/2/3/4 are sampled on the rising edge of BCLK and should ideally
change on the falling edge. Data sources that change LRCLK and DIN1/2/3/4 on the rising edge of
BCLK can be supported by setting the BCP register bit. Setting BCP to 1 inverts the polarity of BCLK
to the inverse of that shown in Figure 13, Figure 14, Figure 15, Figure 16, Figure 17 and Figure 18.
REGISTER ADDRESS
0000011
Interface Control
BIT
3
LABEL
BCP
DEFAULT
0
DESCRIPTION
BCLK Polarity
0 : normal BCLK polarity
1: inverted BCLK polarity
The IWL[1:0] bits are used to control the input word length.
REGISTER ADDRESS
0000011
Interface Control
BIT
5:4
LABEL
IWL
[1:0]
DEFAULT
00
DESCRIPTION
Input Word Length
00 : 16 bit data
01: 20 bit data
10: 24 bit data
11: 32 bit data
Note:
If 32-bit mode is selected in right justified mode, the WM8768 defaults to 24 bits.
In all modes, the data is signed 2's complement. The digital filters always input 24-bit data. If the
DAC is programmed to receive 16 or 20 bit data, the WM8768 pads the unused LSBs with zeros. If
the DAC is programmed into 32 bit mode, the 8 LSBs are ignored.
Note:
In 24 bit I
2
S mode, any width of 24 bits or less is supported provided that LRCLK is high for a
minimum of 24 BCLKs and low for a minimum of 24 BCLKs. If exactly 32 bit clocks occur in one
left/right clock (16 high, 16 low) the chip will auto detect and run a 16 bit data mode.
A number of options are available to control how data from the Digital Audio Interface is applied to
the DAC channels.
DAC OUTPUT PHASE
The DAC phase control word determines whether the output of each DAC is non-inverted or inverted
REGISTER ADDRESS
0000011
DAC Phase
BIT
8:6
LABEL
PHASE
[2:0]
DEFAULT
000
DESCRIPTION
DAC
Bit
Phase
0
DAC1L/R
1 = invert
1
DAC2L/R
1 = invert
2
DAC3L/R
1 = invert
0001111
DAC4 Control
3
PHASE4
0
N/A
DAC4L/R
1 = invert
DIGITAL ZERO CROSS-DETECT
The digital volume control also incorporates a zero cross detect circuit which detects a transition
through the zero point before updating the digital volume control with the new volume. This is
enabled by control bit DZCEN.
REGISTER ADDRESS
0001001
DAC Control
BIT
0
LABEL
DZCEN
DEFAULT
0
DESCRIPTION
DAC Digital Volume Zero Cross
Enable:
0: Zero cross detect enabled
1: Zero cross detect disabled
相關(guān)PDF資料
PDF描述
WM8768EDS 24-bit, 192kHz 8-Channel DAC
WM8773 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer
WM8782 24-Bit, 192kHz Stereo ADC
WM8782SEDS 24-Bit, 192kHz Stereo ADC
WM8951LGEFL STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WM8768_10 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz 8-Channel DAC
WM8768-6118-DS28-M-S 制造商:Wolfson Microelectronics 功能描述:Development Tool for 24 Bit 8 Channel DAC
WM8768EDS 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz 8-Channel DAC
WM8768EDS/R 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz 8-Channel DAC
WM8768GEDS 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz 8-Channel DAC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*