參數資料
型號: WED416S16030A10SI
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 16M X 16 SYNCHRONOUS DRAM, 7 ns, PDSO54
封裝: TSOP2-54
文件頁數: 13/26頁
文件大?。?/td> 398K
代理商: WED416S16030A10SI
20
White Electronic Designs Corporation Westborough MA (508) 366-5151
White Electronic Designs
WED416S16030A
FIG. 11 READ INTERRUPTED BY PRECHARGE COMMAND & READ
BURST STOP @ BURST LENGTH=FULL PAGE
NOTES:
1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated in above timing diagram. See the
label 1, 2. But at burst write, Burst stop and RAS interrupt should be compared carefully. Refer to the timing diagram of "Full page write
burst stop cycle."
3. Burst stop is valid at every burst length.
RAS
CAS
ADDR
BA
DQM
A10/AP
CKE
CLOCK
CE
CAb
CAa
RAa
CL = 2
Precharge
(A-Bank)
Read
(A-Bank)
Burst Stop
Read
(A-Bank)
Row Active
(A-Bank)
WE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
HIGH
DON'T CARE
RAa
QAa0 QAa1 QAa2 QAa3 QAa4
QAb1
QAb0
QAb3
QAb2
QAb5
QAb4
CL = 3
DQ
QAa0 QAa1 QAa2 QAa3 QAa4
QAb1
QAb0
QAb3
QAb2
QAb5
QAb4
Note 2
1
2
相關PDF資料
PDF描述
WV3HG128M72EEU534PD4IMG 128M X 72 DDR DRAM MODULE, 0.5 ns, ZMA200
WV3HG128M72EEU665PD4IMG 128M X 72 DDR DRAM MODULE, 0.45 ns, ZMA200
WMF128K8X-150DEC5 128K X 8 FLASH 5V PROM, 150 ns, CDSO32
WSF2816-39H1M SPECIALTY MEMORY CIRCUIT, CHIP66
WS128K32-20G4TC 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68
相關代理商/技術參數
參數描述
WED416S16030C10SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM
WED416S16030C75SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM
WED416S16030C7SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM
WED416S16030C8SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4M x 16 Bits x 4 Banks Synchronous DRAM
WED416S8030A 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2Mx16x 4 Banks Synchronous DRAM