- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68746 > W19B320BTT-H (WINBOND ELECTRONICS CORP) 2M X 16 FLASH 3V PROM, 70 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | W19B320BTT-H |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 2M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| 封裝： | TSOP-48 |
| 文件頁數(shù)： | 2/56頁 |
| 文件大?。?/td> | 0K |
| 代理商： | W19B320BTT-H |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
W19B320BT/B DATASHEET
Publication Release Date:Dec.25, 2007
- 10 -
Revisionv A3
Please note that the #WP/ACC pin can not be at VHH for operations except accelerated programming;
otherwise, the device will be damaged. In addition, the #WP/ACC pin can not be left floating;
otherwise, an unconnected inconsistent behavior will occur.
AUTOSELECT Functions
When the system writes the AUTOSELECT command sequence, the device enters the
AUTOSELECT mode. The system can then read AUTOSELECT codes from the internal register
(which is separate from the memory array) on DQ0 –DQ7. The standard read cycle timings are
applied in this mode. Please refer to the AUTOSELECT Mode and AUTOSELECT Command
Sequence sections for more information.
6.1.4
Standby Mode
When the system is not reading or writing to the device, the device will be in a standby mode. In this
mode, current consumption is greatly reduced, and the outputs are in the high impedance state,
independent from the #OE input.
When the
#CE and #RESET pins are both held at VDD ± 0.3V, the device enters into the CMOS standby
mode (note that this is a more restricted voltage range than VIH.) When #CE and #RESET are held at VIH,
but not within VDD ± 0.3V, the device will be in the standby mode, but the standby current will be greater.
The device requires standard access time (tCE) for read access when the device is in either of these standby
modes, before it is ready to read data.
When the device is deselected during erasing or programming, the device initiates active current until
the operation is completed.
6.1.5
Automatic Sleep Mode
The automatic sleep mode minimizes device's energy consumption. When addresses remain stable
for tACC + 30ns, the device will enable this mode automatically. The automatic sleep mode is
independent from the #CE, #WE, and #OE control signals. Standard address access timings provide
new data when addresses are changed. In sleep mode, output data is latched and always available to
the system.
6.1.6
#RESET: Hardware Reset Pin
The #RESET pin provides a hardware method to reset the device to reading array data. When the
#RESET pin is set to low for at least a period of tRP, the device will immediately terminate every
operation in progress, tri-states all output pins, and ignores all read/write commands for the duration of
the #RESET pulse. The device also resets the internal state machine to reading array data mode. To
ensure data integrity, the interrupted operation needs to be reinitiated when the device is ready to
accept another command sequence.
Current is reduced for the duration of the #RESET pulse. When #RESET is held at VSS ± 0.3V, the
device initiates the CMOS standby current (ICC4). If #RESET is held at VIL but not within VSS ± 0.3V,
the standby current will be greater.
The #RESET pin may be tied to the system-reset circuitry. Thus the system reset would also reset the
device, enabling the system to read the boot-up firmware from the device.
If #RESET is asserted during the program or erase operation, the RY/#BY pin will be at “0” (busy) until
the internal reset operation is complete. If #RESET is asserted when a program or erase operation is
not processing (RY/#BY pin is “1”), the reset operation is completed within a time of tREADY (not during
Embedded Algorithms). After the #RESET pin returns to VIH, the system can read data tRH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W24010T-70LL | 128K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| W24L04S-70LI | 512K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| W25P010AF-8 | 32K X 32 STANDARD SRAM, PQFP100 |
| W25P020AD-7 | 64K X 32 STANDARD SRAM, 7 ns, PQFP100 |
| W25P020AD-6 | 64K X 32 STANDARD SRAM, 6 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W19L-E02050 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19L-E03040 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19L-E04040 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19U_5LGA WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| W1A | 功能描述:ENCLOSURE 7.25X4.5 GREY RoHS:是 類別:盒，外殼，支架 >> 箱 系列:工具 產(chǎn)品目錄繪圖:SR Series Standard 特色產(chǎn)品:Customize Your Enclosure 標(biāo)準(zhǔn)包裝:1 系列:S 容器 - 類型:盒 尺寸/尺寸:3.600" L x 2.250" W（91.44mm x 57.15mm） 高度:1.500"（38.10mm） 面積 (L x W):8.10"（52.3cm） 設(shè)計:手持，分叉式雙側(cè) 材質(zhì):塑料 - ABS 顏色:杏黃 厚度:0.100"（2.54mm） 特點:PCB 支座 額定值:IP40，NEMA 1 材料可燃性額定值:UL94 HB 裝運信息:從 Digi-Key 運送 重量:0.137 磅（62.14g） 相關(guān)產(chǎn)品:SR6005-ND - SCREW NO.4X 3/8 H/L PANSRPS-11-ND - GASKET 3.63 X 2.27 INCHSR52-ND - BOX RUBBER FEET FOR "A" SERIESSR410-ND - PC BOARD COPPER CLADSR310-ND - PC BOARD .1" STD HORIZ GRIDSR50-ND - RUBBER FEET (1XX,2XX) 其它名稱:111-I ALMOND111-IA111-IALMONDSR111-IA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。