- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359396 > VMX51C900 (Electronic Theatre Controls, Inc.) Versa Mix 8051 MCU with LCD Controller and ADC PDF資料下載
參數(shù)資料
| 型號： | VMX51C900 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Versa Mix 8051 MCU with LCD Controller and ADC |
| 中文描述： | 8051反之亦然混合與LCD控制器和ADC的微控制器 |
| 文件頁數(shù)： | 8/55頁 |
| 文件大?。?/td> | 2395K |
| 代理商： | VMX51C900 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
VMX51C900
______________________________________________________________________________________________
www.ramtron.com
page 8 of 55
VMX51C900 Program Memory
The VMX51C900 includes 8KB of on-chip Program
Flash memory which can be programmed using a
parallel programmer.
The System Control Register
System control is enabled by the SYSCON register.
The SYSCON register is used to monitor whether the
system has been reset due to overflow of the
watchdog timer and to inhibit activity on the ALE pin
when the VMX51C900 executes code from the internal
program memory.
T
ABLE
7:
S
YSTEM
C
ONTROL
R
EGISTER
(SYSCON)
–
SFR
BF
H
7
6
5
WDR
Bit
Mnemonic
7
WDR
4
3
2
1
0
Unused
ALEI
Description
This is the Watchdog Timer reset bit. It will
be set to 1 when the reset signal generated
by WDT overflows.
-
ALE output inhibit bit, which is used to
reduce EMI.
6:1
0
Unused
ALEI
Reduced EMI Function
The VMX51C900 can be set up to reduce EMI
(electromagnetic interference) emissions by setting bit
0 (ALEI) of the SYSCON register to 1. This function will
inhibit the Fosc/6Hz clock signal output on the ALE pin.
Program Status Word Register
The PSW register is a bit addressable register that
contains the status flags (CY, AC, OV, P), user flag
(F0) and register bank select bits (RS1, RS0) of the
8051 processor.
T
ABLE
8:
P
ROGRAM
S
TATUS
W
ORD
R
EGISTER
(PSW)
-
SFR
DO
H
7
6
5
CY
AC
F0
Bit
Mnemonic
Description
7
CY
Carry Bit
6
AC
Auxiliary Carry Bit from bit 3 to 4.
5
F0
User definer flag
4
RS1
R0-R7 Registers bank select bit 0
3
RS0
R0-R7 Registers bank select bit 1
2
OV
Overflow flag
1
-
-
0
P
Parity flag
4
3
2
1
-
0
P
RS1
RS0
OV
RS1
0
0
1
1
RS0
0
1
0
1
Active Bank
0
1
2
3
Address
00h-07h
08h-0Fh
10h-17h
18-1Fh
Data Pointer
The VMX51C900 has one 16-bit data pointer. The
DPTR is accessed through two SFR addresses: DPL is
located at address 82h and DPH is located at address
83h.
Data Memory
The VMX51C900 includes 256 bytes of RAM
configured as the standard internal memory structure
of a 8052.
F
IGURE
1: VMX51C900
D
ATA
M
EMORY STRUCTURE
Upper 128 bytes
(Can only be accessed in indirect
addressing mode)
Lower 128 bytes
(Can be accessed in indirect and
direct addressing mode)
SFR
(Can only be accessed in direct
addressing mode)
FF
80
FF
80
7F
00
Lower 128 Bytes (00h to 7Fh, Bank 0 & Bank 1)
The lower 128 bytes of data memory (from 00h to 7Fh)
is summarized as follows:
o
Address range 00h to 7Fh can be accessed in
direct and indirect addressing modes
Address range 00h to 1Fh includes the R0-R7
register area
Address range 20h to 2Fh is bit addressable
Address range 30h to 7Fh is not bit
addressable and can be used as general-
purpose storage
o
o
o
Upper 128 Bytes (80h to FFh, Bank 2 & Bank 3)
The upper 128 bytes of the data memory (80h to FFh)
can be accessed using indirect addressing or by using
bank mapping in direct addressing mode.
Stack Pointer
The stack pointer (SP) register is located at SFR
address 81h. The SP value corresponds to the
address of the last data item written to the processor
stack. When data is put on the stack, the SP value is
incremented.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場效應(yīng)管) |
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0104N3 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0109NE | N-Channel Enhancement-Mode Vertical DMOS Power FETs Quad Array |
| VN0116ND | TRANSISTOR | MOSFET | N-CHANNEL | 160V V(BR)DSS | CHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VMX51C900-25-L | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-LG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-L-G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Versa Mix 8051 MCU with LCD Controller and ADC |
| VMX51C900-25-P | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-PG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。