- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359396 > VMX51C900 (Electronic Theatre Controls, Inc.) Versa Mix 8051 MCU with LCD Controller and ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | VMX51C900 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Versa Mix 8051 MCU with LCD Controller and ADC |
| 中文描述： | 8051反之亦然混合與LCD控制器和ADC的微控制器 |
| 文件頁(yè)數(shù)： | 32/55頁(yè) |
| 文件大?。?/td> | 2395K |
| 代理商： | VMX51C900 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)
VMX51C900
______________________________________________________________________________________________
www.ramtron.com
page 32 of 55
The ADCCLTR register sets the ADC clock speed
value, selects the analog channel which the conversion
is to be performed on and defines whether the ADC
will perform a single or continuous conversion of the
selected channel.
T
ABLE
30:ADC
C
ONTROL
R
EGISTER
ADCCTRL
(8E
H
)
7
ADCEND
ADCCONT
3
ADCCH[1:0]
Bit
Mnemonic
7
ADCEND
6
5
4
ADCCLK[1:0]
2
1
-
0
-
Description
ADC End of conversion bit
Get set to 1 when the ADC conversion
completes. It is cleared when the
ADCCTRL is written and when the
ADCDATA Register is read.
ADC Continuous conversion Bit
1 = ADC run in continuous and the
ADCDATA is refreshed after each
conversion is performed on the selected
channel.
0 = ADC conversion is performed once
ADC Clock prescaler
(see Table below)
ADC Channel select
(See table below)
-
6
ADCCONT
5:4
ADCCLK[1:0]
3:2
ADCCH[1:0]
1:0
-
The ADCEND bit is used to monitor the status of the
ADC conversion process. At the end of a conversion,
the ADCEND flag is set. Writing to the ADCCTRL
register
or
reading
the
automatically clears the ADCEND bit.
When set to 1, the ADCCONT bit of the ADCCTRL
register configures the ADC to perform continuous
conversions on the selected ADC input channel and
refreshes the ADCDATA register when the conversion
is complete.
In order for the ADC to operate properly, a 500KHz to
2.5MHz clock must be fed into the VMX51C900 ADC.
The ADC clock is derived from the VMX51C900’s
oscillator and the division factor is controlled by the
ADCCLK1 and ADCCLK0 bits of the ADCCTRL
register (see following table).
ADCCLK1
ADCCLK0
0
0
0
1
1
0
1
1
*Use this Fosc division factor below 20MHz
Operating the ADC with a clock outside of the 500KHz
to 2.5MHz frequency range may lead to an ADC
malfunction.
ADCDATA
register
ADC_CLK
Fosc / 8*
Fosc / 16
Fosc / 32
Fosc / 64
Bits 3 and 2 of the ADCCTRL register control the ADC
input on which the conversion will be performed.
ADCCH1
ADCCH0
0
0
0
1
1
0
1
1
The ADCDATA register is a read-only register which
receives the ADC conversion result.
ADC input channel
ADCIN0
ADCIN1
ADCIN2
ADCIN3
T
ABLE
31:ADC
D
ATA
R
EGISTER
ADCDATA
(8F
H
)
7
6
5
4
ADCDATA[7:0]
3
2
1
0
Bit
7:0
Mnemonic
ADCDATA
Description
ADC data register
ADC Conversion Time
ADC conversion requires 20 ADC clock cycles. The
conversion rate can be calculated as follows:
ADC Conv Rate
= Fadc clock
20
ADC Conv Rate
=
Fosc
20*2
(ADCCLK[1:0] + 3)
VMX51C900 ADC Initialization and Use
The following is an example of how to configure the
VMX51C900 and use the ADC to read channel 0 in
continuous mode using the ADC interrupt to retrieve
the conversion result.
(…)
;*** INITIALIZE THE A/D CONVERTER
MOV P3CON,#10000000B
MOV ADCCTRL,#0001110B
WAITADC: MOV A,ADCCTRL
ANL A,#80H
JZ WAITADC
MOV BINL,ADCDATA
(…)
;CONFIG P3.7 -> ADCIN3
;CONFIG ADCCTRL
;7 ADCEND = 0
;6 ADCCONT = SINGLE CONV.
;5:4 ADCCLK = Fosc/16
;3:2 ADCCH = ADCIN3
;1:0 UNUSED
; Fosc = 11.059MHz CONV=34.5KHz
;WAIT FOR ADC CONVERSION TO
;COMPLETE
;RETRIEVE ADC DATA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場(chǎng)效應(yīng)管) |
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0104N3 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0109NE | N-Channel Enhancement-Mode Vertical DMOS Power FETs Quad Array |
| VN0116ND | TRANSISTOR | MOSFET | N-CHANNEL | 160V V(BR)DSS | CHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VMX51C900-25-L | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-LG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-L-G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Versa Mix 8051 MCU with LCD Controller and ADC |
| VMX51C900-25-P | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-PG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。