- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359396 > VMX51C900 (Electronic Theatre Controls, Inc.) Versa Mix 8051 MCU with LCD Controller and ADC PDF資料下載
參數(shù)資料
| 型號： | VMX51C900 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Versa Mix 8051 MCU with LCD Controller and ADC |
| 中文描述： | 8051反之亦然混合與LCD控制器和ADC的微控制器 |
| 文件頁數(shù)： | 10/55頁 |
| 文件大小： | 2395K |
| 代理商： | VMX51C900 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
VMX51C900
______________________________________________________________________________________________
www.ramtron.com
page 10 of 55
Input/Output Ports
The VMX51C900 has 36 I/O lines grouped into four 8-
bit and one 4-bit I/O port(s). These I/Os can be
individually configured as inputs or outputs.
With the exception of the P0 I/Os, which are of the
open drain type, each I/O consists of a transistor
connected to ground and a dynamic pull-up resistor
comprised of a combination of transistors.
Writing a 0 into a given I/O port bit register will activate
the transistor connected to ground. This will bring the
I/O to a logic low level.
Writing a 1 into a given I/O port bit register deactivates
the transistor between the pin and ground. In this case,
an internal weak pull-up resistor will bring the pin to a
high level (except on Port 0 which is open-drain
based).
To use a given I/O as an input, a 1 must be written into
its associated port register bit. By default, upon reset
all the I/Os are configured as inputs. Note that the
VMX51C900 I/O ports are not designed to source
current.
Structure of the P1, P2, P3 and P4 Ports
The following figure describes the general structure of
the P1, P2, P3 and P4 port I/Os. For these ports, the
output stage consists of transistor X1 and additional
transistors configured as pull-ups. Note that the figure
below does not show the intermediary logic that
connects the register output with the output stage
because this logic varies with the auxiliary function of
each port.
F
IGURE
2:
G
ENERAL
S
TRUCTURE OF THE
O
UTPUT
S
TAGE OF
P1,
P2,
P3
AND
P4
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
Vcc
Pull-up
Network
X1
Each I/O may be used independently as a logical
input or output. When configured as an input, the
corresponding bit register must be high. This would
correspond to #Q=0 in the above figure.
The transistor would be off (open-circuited) and the
current would flow from VCC to the pin, generating a
logical high at the output.
The VMX51C900 I/O ports P1, P2, P3 and P4 are
considered “quasi bi-directional” because of the pull-up
resistance (even though the I/O’s are configured as
inputs). As such, a small current is likely to flow from
the VMX51C900 I/O’s pull-up resistors to the driving
circuit when the inputs are driven low.
Structure of Port 0
The internal structure of P0 is shown in the following
figure. As opposed to the other ports, P0 is truly bi-
directional. In other words, when used as an input, it is
considered to be in a floating logical state (high
impedance state). This arises from the absence of the
internal pull-up resistance. The pull-up resistance is
actually replaced by a transistor that is only used when
the port is configured to access the external
memory/data bus (EA=0).
When used as an I/O port, P0 acts as an open drain
port and the use of an external pull-up resistor is likely
to be required for some applications.
F
IGURE
3:
P
ORT
P0’
S PARTICULAR STRUCTURE
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
X1
Control
Address A0/A7
Vcc
Alternately, P0 can be configured as the low byte (AD0
through AD7) of the address/data bus when the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場效應(yīng)管) |
| VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0104N3 | N-Channel Enhancement-Mode Vertical DMOS FET |
| VN0109NE | N-Channel Enhancement-Mode Vertical DMOS Power FETs Quad Array |
| VN0116ND | TRANSISTOR | MOSFET | N-CHANNEL | 160V V(BR)DSS | CHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VMX51C900-25-L | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-LG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-L-G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Versa Mix 8051 MCU with LCD Controller and ADC |
| VMX51C900-25-P | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| VMX51C900-25-PG | 功能描述:8位微控制器 -MCU 8K+256 25MHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。