- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379507 > UPD784218YGC (NEC Corp.) Cable; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD784218YGC |
| 廠商： | NEC Corp. |
| 英文描述： | Cable; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| 中文描述： | 16-/8-bit的單晶片微控制器 |
| 文件頁(yè)數(shù)： | 55/92頁(yè) |
| 文件大?。?/td> | 617K |
| 代理商： | UPD784218YGC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
μ
PD784218, 784218Y
Data Sheet U12304EJ2V0DS00
55
12. RESET FUNCTION
When a low-level signal is input to the RESET pin, the system is reset, and each hardware unit is initialized (reset).
During the reset period, oscillation of the main system clock is unconditionally stopped. Consequently, the current
consumption of the entire system can be reduced.
When the RESET signal goes high, the reset status is cleared, the oscillation stabilization time (84.0 ms at 12.5
MHz operation) elapses, the contents of the reset vector table are set to the program counter (PC), execution
branches to an address set to the PC, and program execution is started from that branch address. Therefore, the
program can be reset and started from any address.
Figure 12-1. Oscillation of Main System Clock During Reset Period
Oscillation is unconditionally
stopped during reset period
Oscillation stabilization time
Main system clock
oscillator
f
CLK
RESET input
The RESET input pin has an analog delay noise eliminator to prevent malfunctioning due to noise.
Figure 12-2. Acknowledgement of Reset Signal
Analog delay
Analog delay
Analog
delay
Oscillation
stabilization
time
RESET input
Internal reset signal
Internal clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD784218GC | Connector assemblies, Network cables; |
| UPD784218GF | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784218Y | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784218 | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784218GC-XXX-8EU | 16-Bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD784935AGF-113-3BA | 制造商:NEC Electronics Corporation 功能描述: |
| UPD784938AGF-188-3BA | 制造商:NEC Electronics Corporation 功能描述: |
| UPD789104AMC(A)-968-5A4-E2 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD789104AMC-671-5A4-E1 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD789104AMC-672-5A4-E1 | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。