
83
μ
PD75237
(
)
(
)
(
)
)
(
Fig. 4-40 Serial Operating Mode Register 0 (CSIM0) Format (2/3)
Serial Clock Select Bit (W)
*
Values in parentheses are when f
X
= 6.0 MHz or when f
X
= 4.19 MHz.
Serial Interface Operating Mode Select Bit (W)
Remarks
×
: Don’t care
Wake-Up Function Specify Bit (W)
Note
When WUP = 1 is set during BUSY signal output, BUSY is not released. In SBI, BUSY signal continues to
be output up to the falling edge of the next serial clock (SCK0) after BUSY release.
Ensure to set WUP = 1 after releasing BUSY and confirming that the SB0 (or SB1) pin has become high level.
Serial Clock
CSIM01
CSIM00
0
0
1
1
0
1
0
1
3-Wire Serial I/O Mode
SBI Mode
2-Wire Serial I/O Mode
Input
Output
Input clock to SCK0 pin from outside.
Timer/event counter output (T0)
f
X
/2
4
(375 kHz, or 262 kHz)
*
f
X
/2
3
(750 kHz, or 524 kHz)
*
f
X
/2
6
(93.8 kHz, or
65.5 kHz)
*
WUP
0
1
IRQCSI0 is set upon termination of serial transfer in each mode.
Used in SBI mode only. IRQCSI0 is set only when the address received after bus release matches the slave
address register data (wake-up state). SB0/SB1 is high impedance.
CSIM04
×
0
1
0
1
CSIM03
0
1
1
CSIM02
0
1
0
1
Operating Mode
3-wire serial
I/O mode
SBI mode
2-wire serial
I/O mode
Bit Order of Shift Register 0
SIO0
7–0
XA
(transferred with MSB first)
SIO0
0–7
XA
(transferred with LSB first)
SIO0
7–0
XA
(transferred with MSB first)
SIO0
7–0
XA
(transferred with MSB first)
SO0 Pin Function
SO0/P02
(CMOS output)
SB0/P02
N-ch open drain
input/output
P02 input
SB0/P02
N-ch open drain
input/output
P02 input
SI0 Pin Function
SI0/P03
(input)
P03 input
SB1/P03
N-ch open drain
input/output
P03 input
SB1/P03
N-ch open drain
input/output
SCK0 Pin
Mode