
CHAPTER  7   16-BIT  TIMER/EVENT  COUNTERS  00  TO  05
User
’
s Manual  U15862EJ3V0UD
309
7
0
Operation stop
(TM0n cleared to 0)
Free-running mode
Clear & start with 
valid edge of TI0n0 
Clear & start upon 
match of TM0n and 
CR0n0 
Unchanged 
Match of TM0n and
CR0n0 or match of 
TM0n and CR0n1
Match of TM0m and
CR0m0, match of 
TM0m and CR0m1, 
or valid edge of 
TI0m0
Note
Match of TM0m and
CR0m0 or match of 
TM0m and CR0m1
Note
Match of TM0m and 
CR0m0, match of 
TM0m and CR0m1, 
or valid edge of 
TI0m0
Note
Match of TM0n and 
CR0n0 or match of 
TM0n and CR0n1
Match of TM0m and 
CR0m0, match of 
TM0m and CR0m1, 
or valid edge of 
TI0m0
Note
Not generated
Generated upon 
match of TM0n and 
CR0n0 and match 
of TM0n and CR0n1
TMC0n3
0
0
0
0
1
1
1
1
Selection of 
operation mode 
and clear mode
Selection of TO0n
output timing
(n = 0 to 5
 m = 4, 5)
6
0
5
0
4
0
3
TMC0n3
2
TMC0n2
1
TMC0n1
<0>
OVF0n
TMC0n2
0
0
1
1
0
0
1
1
TMC0n1
0
1
0
1
0
1
0
1
After reset:  00H         R/W         Address:  FFFFF606H, FFFFF616H, FFFFF626H
 FFFFF636H, FFFFF646H, FFFFF656H
No overflow
Overflow
OVF0n
0
1
Detection of overflow of 16-bit timer register 0n
TMC0n
Generation of 
interrupt 
Note
 Setting of TM00 to TM03 is prohibited.
Cautions 1. Write to bits other than the OVF0n flag after stopping the timer operation.
2. The valid edge of the TI0n0 pin is set by prescaler mode register 0n (PRM0n).
3. When the mode in which the timer is cleared and started upon match of TM0n and
CR0n0 is selected, the setting value of CR0n0 is FFFFH, and when the value of TM0n
changes from FFFFH to 0000H, the OVF0n flag is set to 1.
Remark
TO0n:
Output pin of 16-bit timer/event counter 0n
TI0n0:
Input pin of 16-bit timer/event counter 0n
TM0n:
16-bit timer counter 0n
CR0n0: 16-bit timer capture/compare register 0n0
CR0n1: 16-bit timer capture/compare register 0n1