參數(shù)資料
型號(hào)： UM_S3C49F9X
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： S3C49F9X User’s Manual
中文描述： S3C49F9X用戶手冊(cè)
文件頁(yè)數(shù)： 50/74頁(yè)
文件大?。?/td> 653K
代理商： UM_S3C49F9X
S3C49F9X SOLID DISK CONTROLLER CARD CONFIGURATION
49
4.10.11 Card (Drive) Address Register (Address -3F7[377]; Offset Fh):
This register is provided for compatibility with the AT disk drive interface. It is recommended that this
register nit be mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are
defined as follow:
D7
D6
D5
D4
×
-WTG
-HS3
-HS2
Bit 7
This bit is unknown.
Implementation Note:
Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at
the same addresses as the PC Card. Following are some possible solutions to this problem for the
PCMCIA implementation:
1.Locate the PC Card at a non –conflicting address, i.e. Secondary address (377h) or in an independently
decoded Address Space when a Floppy Disk Controller is located at the Primary addresses.
2.Do not install a Floppy and a PC Card in the system at the same time.
3.Implement a socket adapter which can be programmed to (conditionally) tri-state D7 of I/O address
3F7h/377h when a PC Card is installed and conversely to tri-state D6-D0 of I/O address 3F7h/377h when
a floppy controller is installed.
4.
Do not use the PC Card's Drive Address register. This may be accomplished by either If possible,
program the host adapter to enable only I/O address 1F0h-1F7h, 3F6h (or 170-177h, 176h) to the PC
Card or If provided use an additional Primary/Secondary configuration in the PC Card which does not
respond to accesses to I/O location 3F7h and 377h with either of these implementation, the host
software must not attempt to use information in the Drive Address Register.
Bit 6 (-WTG)
This bit is 0 when a write operation is in progress, otherwise, it is 1.
Bit 5 (-HS3)
This bit is the negation of bit 3 in the Drive/Head register.
Bit 4 (-HS2)
This bit is the negation of bit 2 in the Drive/Head register.
Bit 3 (-HS1)
This bit is the negation of bit 1 in the Drive/Head register.
Bit 2 (-HS0)
This bit is the negation of bit 0 in the Drive/Head register.
Bit 1 (-nDS1)
This bit is 0 when drive 1 is active and selected
Bit 0 (-nDS0)
This bit is 0 when the drive 0 is active and selected.
D3
-HS1
D2
-HS0
D1
D0
-nDS1
-nDS0
相關(guān)PDF資料
PDF描述
UM91610C 14 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDERS
UM91611 8-STAGE STATIC SHIFT REGISTERS
UM9169 7 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDERS
UM92100 TRIPLE 3-INPUT NOR GATE
UMA2N Emitter common (dual digital transistors)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UMSA04A03T1V1 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type)
UMSA04A03T1V2 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type)
UMSA04A03T2V1 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type)
UMSA04A03T2V2 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type)
UMSA04A05T1V1 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*