- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384036 > UM_S3C49F9X (SAMSUNG SEMICONDUCTOR CO. LTD.) S3C49F9X User’s Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | UM_S3C49F9X |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | S3C49F9X User’s Manual |
| 中文描述： | S3C49F9X用戶手冊(cè) |
| 文件頁(yè)數(shù)： | 44/74頁(yè) |
| 文件大小： | 653K |
| 代理商： | UM_S3C49F9X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
S3C49F9X SOLID DISK CONTROLLER CARD CONFIGURATION
43
4.10 ATA Registers
The following section describes the hardware registers used by the host software to issue commands to
the CompactFlash device. These registers are often collectively referred to as the "task file."
Note:
In accordance with the PCMCIA specification: each of the registers below which is located at an odd offset
address may be accessed at its normal address and also the corresponding even address (normal address –1) using
data bus lines (D15-D8) when –CE1 is high and –CE2 is low unless –IOIS16is high (not asserted) and an I/O cycle is
being performed.
4.10.1 Data Register (Address -1F0[170]; Offset 0,8,9):
The Data Register is a 16bit register, and it used to transfer data blocks between the PC Card data buffer
and the Host. This register overlaps the Error Register.
The table below describes the combinations of data register access and is provided to assist in
understanding the overlapped Data Register and Error/Feature Register rather than to attempt to define
general PCMCIA word and byte access modes and operations. See the PCMCIA PC Card Standard
Release 3.0 for definitions of the Card Accessing Modes for I/O and Memory cycles.
Note:
Because of the overlapped register, access to the 1f1h, 171h or offset 1 are not defined for word (-CE2 = 0 and –
CE1 = 0) operations. These accesses are treated as accesses to the Word Data Register.
The duplicated registers at offsets 8,9 and Dh have no restrictions on the operations that can be performed
by the socket.
Data Register
-CE2
-CE1
Word Data Register
0
0
Even Data Register
1
0
Odd Data Register
1
0
Odd Data Register
0
1
Error / Feature Register
1
0
Error / Feature Register
0
1
Error / Feature Register
0
0
A0
×
0
1
×
1
×
×
Offset
0,8,9
0,8
9
8,9
1,Dh
1
Dh
Data Bus
D15-D0
D7-D0
D7-D0
D15-D8
D7-D0
D15-D8
D15-D8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UM91610C | 14 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDERS |
| UM91611 | 8-STAGE STATIC SHIFT REGISTERS |
| UM9169 | 7 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDERS |
| UM92100 | TRIPLE 3-INPUT NOR GATE |
| UMA2N | Emitter common (dual digital transistors) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UMSA04A03T1V1 | 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type) |
| UMSA04A03T1V2 | 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type) |
| UMSA04A03T2V1 | 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type) |
| UMSA04A03T2V2 | 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type) |
| UMSA04A05T1V1 | 制造商:AAC 制造商全稱:American Accurate Components, Inc. 功能描述:UMS Ultra-Low Capacitance MAX Guard? ESD Suppressor (High Frequency Type) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。