參數(shù)資料
型號(hào)： TSPC860SRMZPU50D4
廠商： E2V TECHNOLOGIES PLC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 50 MHz, RISC PROCESSOR, PBGA357
封裝： PLASTIC, BGA-357
文件頁數(shù)： 9/90頁
文件大小： 2351K
代理商： TSPC860SRMZPU50D4
17
TSPC860
2129A–HIREL–08/02
IP_B5
LWP1
VF1
Hi-Z
J4
Bidirectional
Input Port B 5 — The TSPC860 monitors this input; its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Load/Store Watchpoint 1 — This output reports the detection of a
data watchpoint in the program flow executed by the core.
Visible Instruction Queue Flushes Status — The TSPC860 outputs
VF1 with VF0 and VF2 when instruction flow tracking is required.
VFn reports the number of instructions flushed from the instruction
queue in the core.
IP_B6
DSDI
AT0
Hi-Z
K3
Bidirectional
Three-state
Input Port B 6 — The TSPC860 senses this input and its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Development Serial Data Input — Data input for the debug port
interface.
Address Type 0 — The TSPC860 drives this bidirectional three-state
line when it initiates a transaction on the external bus. If high (1), the
transaction is the CPM. If low (0), the transaction initiator is the CPU.
This signal is not used for transactions initiated by external masters.
IP_B7
PTR
AT3
Hi-Z
H1
Bidirectional
Three-state
Input Port B 7 — The TSPC860 monitors this input; its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Program Trace — To allow program flow tracking, the TSPC860
asserts this output to indicate an instruction fetch is taking place.
Address Type 3 — The TSPC860 drives the bidirectional three-state
signal when it starts a transaction on the external bus. When the
core initiates a transfer, AT3 indicates whether it is a reservation for
a data transfer or a program trace indication for an instruction fetch.
This signal is not used for transactions initiated by external masters.
OP(0-1)
Low
L4, L2
Output
Output Port 0-1 — The TSPC860 generates these outputs as a
result of a write to the PGCRA register in the PCMCIA interface.
OP2
MODCK1
STS
Hi-Z
L1
Bidirectional
Output Port 2 — This output is generated by the TSPC860 as a
result of a write to the PGCRB register in the PCMCIA interface.
Mode Clock 1 — Input sampled when PORESET is negated to
configure PLL/clock mode.
Special Transfer Start — The TSPC860 drives this output to indicate
the start of an external bus transfer or of an internal transaction in
show-cycle mode.
OP3
MODCK2
DSDO
Hi-Z
M4
Bidirectional
Output Port 3 — This output is generated by the TSPC860 as a
result of a write to the PGCRB register in the PCMCIA interface.
Mode Clock 2 — This input is sampled at the PORESET negation to
configure the PLL/clock mode of operation.
Development Serial Data Output — Output data from the debug port
interface.
Table 1. Signal Descriptions (Continued)
Name
Reset
Number
Type
Description
相關(guān)PDF資料
PDF描述
TSPD11CGVRA0 PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
2-1437573-9 PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE
3-1437573-4 PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
TSPF5400AS21 5 mm, 1 ELEMENT, INFRARED LED, 870 nm
TSS11DGRA SLIDE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC860SRMZQU66D 制造商:e2v technologies 功能描述:MPU RISC 32BIT 66MHZ 3.3V 357BGA - Trays
TSPC860SRVZQU66D 制造商:e2v technologies 功能描述:TSPC860SRVZQU66D - Trays
TSPC860XRMZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRMZQU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRVZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*