參數(shù)資料
型號(hào)： TSPC860SRMZPU50D4
廠商： E2V TECHNOLOGIES PLC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 50 MHz, RISC PROCESSOR, PBGA357
封裝： PLASTIC, BGA-357
文件頁(yè)數(shù)： 3/90頁(yè)
文件大?。?/td> 2351K
代理商： TSPC860SRMZPU50D4
11
TSPC860
2129A–HIREL–08/02
D(0-31)
Hi-Z (Pulled
Low if
RSTCONF
pulled down)
See
Bidirectional
Three-state
Data Bus — This bidirectional three-state bus provides the general-
purpose data path between the TSPC860 and all other devices. The
32-bit data path can be dynamically sized to support 8-, 16-, or 32-bit
transfers. D0 is the MSB of the data bus.
DP0
IRQ3
Hi-Z
V3
Bidirectional
Three-state
Data Parity 0 — Provides parity generation and checking for D(0-7)
for transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves sitting on the external bus. Parity generation and
checking is not supported for external masters.
Interrupt Request 3 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of DP0/IRQ3 (if defined as IRQ3) and
CR/IRQ3 (if defined as IRQ3).
DP1
IRQ4
Hi-Z
V5
Bidirectional
Three-state
Data Parity 1 — Provides parity generation and checking for D(8-15)
for transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves on the external bus. Parity generation and
checking is not supported for external masters.
Interrupt Request 4 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of this line (if defined as IRQ4) and
KR/IRQ4/SPKROUT (if defined as IRQ4).
DP2
IRQ5
Hi-Z
W4
Bidirectional
Three-state
Data Parity 2 — Provides parity generation and checking for D(16-
23) for transfers to a slave device initiated by the TSPC860. The
parity function can be defined independently for each one of the
addressed memory banks (if controlled by the memory controller)
and for the rest of the slaves on the external bus. Parity generation
and checking is not supported for external masters.
Interrupt Request 5 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core.
DP3
IRQ6
Hi-Z
V4
Bidirectional
Three-state
Data Parity 3 — Provides parity generation and checking for D(24-
31) for transfers to a slave device initiated by the TSPC860. The
parity function can be defined independently for each one of the
addressed memory banks (if controlled by the memory controller)
and for the rest of the slaves on the external bus. Parity generation
and checking is not supported for external masters.
Interrupt Request 6 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of this line (if defined as IRQ6) and the
FRZ/IRQ6 (if defined as IRQ6).
BR
Hi-Z
G4
Bidirectional
Bus Request — Asserted low when a possible master is requesting
ownership of the bus. When the TSPC860 is configured to work with
the internal arbiter, this signal is configured as an input. When the
TSPC860 is configured to work with an external arbiter, this signal is
configured as an output and asserted every time a new transaction
is intended to be initiated (no parking on the bus).
Table 1. Signal Descriptions (Continued)
Name
Reset
Number
Type
Description
相關(guān)PDF資料
PDF描述
TSPD11CGVRA0 PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
2-1437573-9 PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE
3-1437573-4 PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
TSPF5400AS21 5 mm, 1 ELEMENT, INFRARED LED, 870 nm
TSS11DGRA SLIDE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC860SRMZQU66D 制造商:e2v technologies 功能描述:MPU RISC 32BIT 66MHZ 3.3V 357BGA - Trays
TSPC860SRVZQU66D 制造商:e2v technologies 功能描述:TSPC860SRVZQU66D - Trays
TSPC860XRMZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRMZQU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRVZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*