參數(shù)資料
型號(hào): TPS40180RGER
廠商: TEXAS INSTRUMENTS INC
元件分類: 穩(wěn)壓器
英文描述: 0.05 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PQCC24
封裝: GREEN, PLASTIC, VQFN-24
文件頁數(shù): 17/52頁
文件大?。?/td> 1291K
代理商: TPS40180RGER
www.ti.com
SLVS753B – FEBRUARY 2007 – REVISED NOVEMBER 2007
of nominal so further trim is not necessary unless it is desired to further reduce total system errors. This factory
trim uses the same eTrim mechanism that can be used at the system or converter level and changes the same
bits that the user changes if using eTrim. Consequently, not all of the trim range may be available to make
adjustments in system as the factory trim sets the bits to the value that provides the correct nominal reference
voltage. Typically, the trim has at least 3 steps remaining in any direction to allow for user system level trim.
There are several steps required to use the eTrim feature. A typical trim sequence would flow as follows:
1. Power up the system and wait for the system to stabilize in steady state
2. Program the TPS40180 reference trim to a default setting (overwriting factory trim)
3. Measure the system output voltage
4. Calculate a correction factor to be applied to the output voltage
5. Program the EEPROM inside the TPS40180 with the new trim code
6. Measure the new system output voltage
7. Repeat from step 4 if required
The TPS40180 provides 4 trim bits available for user programming. The bits and their effect on the untrimmed
reference value are given in Table 1.
Table 1. eTrim Bit Codes and Effect
eTrim REFERENCE BIT CODE
REFERENCE
CHANGE (mV)
b3
b2
b1
b0
1
0
+14
1
0
1
+12
1
0
1
0
+10
1
0
1
+8
1
0
+6
1
0
1
+4
1
0
+2
1
0(1)
0
1
–2
0
1
0
–4
0
1
–6
0
1
0
–8
0
1
0
1
–10
0
1
0
–12
0
1
–14
(1)
Default setting
The process of writing to the on chip trim EEPROM is as follows. With power applied to the system and the
system in steady state:
1. Force the input voltage to the device, VVDD, to a level of 7 V (this eases stresses on the UVLO pin).
2. Raise the UVLO pin to a level 2 V above VVDD and PGOOD to 20 V
3. Apply a pulse of VVDD + 4V for a minimum of 10 s to UVLO
4. Bring UVLO to VVDD + 2 V for at least 8 s
5. The UVLO pin is then pulsed to VVDD + 4 V seven times (six address bits and one data bit) for each bit that is
to be written. The pulse period is typically 1
s and the width of the pulse determines whether the pulse is
interpreted as a 1 or as a 0 by the EEPROM circuitry.
6. Data has been placed in a buffer. To finalize the writing, pull PGOOD to 20 V and the UVLO pin to VVDD + 4
V for at least 15 ms.
Figure 28 shows a typical sequence.
24
Copyright 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS40180
相關(guān)PDF資料
PDF描述
TPS2321IDG4 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16
TK11819MTL SWITCHING REGULATOR, PDSO6
TH74KA22BVWORPGD/T SPECIALTY ANALOG CIRCUIT, CQCC84
TH7422BVWONGS SPECIALTY ANALOG CIRCUIT, CQCC84
TC520ACOE713 SPECIALTY ANALOG CIRCUIT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS40180RGERG4 功能描述:DC/DC 開關(guān)控制器 Single Ph Stackable Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
TPS40180RGET 功能描述:DC/DC 開關(guān)控制器 Single Ph Stackable Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
TPS40180RGETG4 功能描述:DC/DC 開關(guān)控制器 Sgl Phase Stackable Cntrlr RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
TPS40190 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW PIN COUNT SYNCHRONOUS BUCK CONTROLLER
TPS40190DRC 制造商:Texas Instruments 功能描述:DC/DC CONTROLLER