![](http://datasheet.mmic.net.cn/260000/TMS320UVC5409_datasheet_15975227/TMS320UVC5409_54.png)
TMS320UVC5402
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS100A – APRIL 1999 – REVISED AUGUST 1999
54
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
HPI8 timing
switching characteristics over recommended operating conditions§ [H = 0.5t
c(CO)
]
(see Figure 31, Figure 32, Figure 33, and Figure 34)
PARAMETER
MIN
MAX
UNIT
ten(DSL-HD)
Enable time, HD driven from DS low
10
25
ns
Case 1a: Memory accesses when
DMAC is active in 16-bit mode and
tw(DSH) < 18H
Case 1b: Memory accesses when
DMAC is active in 16-bit mode and
tw(DSH)
≥
18H
Case 1c: Memory access when
DMAC is active in 32-bit mode and
tw(DSH) < 26H
Case 1d: Memory access when
DMAC is active in 32-bit mode and
tw(DSH)
≥
26H
18H+20–tw(DSH)
20
td(DSL HDV1)
td(DSL-HDV1)
Delay time, DS low to HDx valid for
first byte of an HPI read
26H+20–tw(DSH)
ns
20
Case 2a: Memory accesses when
DMAC is inactive and tw(DSH) < 10H
Case 2b: Memory accesses when
DMAC is inactive and tw(DSH)
≥
10H
Case 3: Register accesses
10H+20–tw(DSH)
20
20
td(DSL-HDV2)
th(DSH-HDV)R
tv(HYH-HDV)
td(DSH-HYL)
Delay time, DS low to HDx valid for second byte of an HPI read
20
ns
Hold time, HDx valid after DS high, for a HPI read
5
10
ns
Valid time, HDx valid after HRDY high
8
Delay time, DS high to HRDY low (see Note 1)
10
ns
Case 1a: Memory accesses when
DMAC is active in 16-bit mode
18H+15
ns
td(DSH-HYH)
Delay time DS high to HRDY high
Delay time, DS high to HRDY high
Case 1b: Memory accesses when
DMAC is active in 32-bit mode
26H+15
ns
Case 2: Memory accesses when
DMAC is inactive
10H+15
ns
Case 3: Write accesses to HPIC
register (see Note 2)
6H+15
td(HCS-HRDY)
td(COH-HYH)
td(COH-HTX)
Delay time, HCS low/high to HRDY low/high
15
ns
Delay time, CLKOUT high to HRDY high
15
ns
Delay time, CLKOUT high to HINT change
15
ns
td(COH-GPIO)
Delay time, CLKOUT high to HDx output change. HDx is configured as a
general-purpose output.
1. The HRDY output is always high when the HCS input is high, regardless of DS timings.
2. This timing applies when writing a one to the DSPINT bit or HINT bit of the HPIC register. All other writes to the HPIC occur
asynchronoulsy, and do not cause HRDY to be deasserted.
DS refers to the logical OR of HCS, HDS1, and HDS2.
HDx refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.).
§DMAC stands for direct memory access (DMA) controller. The HPI8 shares the internal DMA bus with the DMAC, thus HPI8 access times are
affected by DMAC activity.
GPIO refers to the HD pins when they are configured as general-purpose input/outputs.
8
ns
NOTES:
P