- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) PDF資料下載
參數(shù)資料
| 型號： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| 中文描述： | 64位RISC（精簡指令集計算機）微處理器（64位精簡指令集系統(tǒng)計算機微處理器） |
| 文件頁數(shù)： | 24/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
24
State of the replaced data cache line
Dirty (W = 0)/Invalid
NCR
Page Properties
Dirty (W = 1)
NCR/W
Non-coherent
NCR:
NCR/W:
Processor non-coherent, block read request
Processor non-coherent, block write requests continue after the block read request
Table 6-1 Load Miss to the Primary Cache
5.6.2
Store miss
When a store miss occurs in the primary cache, the processor cannot proceed to the next process if it does
not receive from the external agent a cache line that includes a store target address. The processor checks
the coherency properties in the TLB entries for pages including the requested cache line, then confirms
whether to invalidate write transactions to that cache line or not.
After that, the processor executes one of the following requests:
If the coherency properties are non-coherent write back or non-coherent write through (write
allocate), then a non-coherent block read request is issued.
If the coherency properties are non-coherent write through (non-write allocate), then a non-block
write request is issued. Table 6-2 indicates the measures taken when there is a store miss to the
primary cache.
State of the replaced data cache line
Dirty (W = 0)/Invalid
NCR
Page Properties
Dirty (W = 1)
NCR/W
Non-coherent write back or
non-coherent write through (write
allocate)
Non-coherent write through
(non-write allocate)
NCW
NA
NCR:
NCR/W:
NCW:
Processor non-coherent, block read request
Processor non-coherent, block write requests continue after the block read request
Processor non-coherent write request
Table 6-2 Store Miss to Primary Cache
5.6.3 Store hits
Operation in the system interface is determined by whether a line is write back or write through. When in
the primary cache mode, all lines set to write back are set to the dirty exclusion state (W = 1). In other
words, burst transactions do not occur even if a store hit occurs. Lines set to write through generate
processor write requests for store data.
相關PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。