- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| 中文描述： | 64位RISC（精簡指令集計(jì)算機(jī)）微處理器（64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器） |
| 文件頁數(shù)： | 15/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
15
5.4
System Interface Protocol
Figure 4-1 illustrates the system interface that operates between registers. In other words, processor
output is directly transferred from the output register and changes and the Master Clock rising edge.
Processor input is directly transferred to the input register and the input register latches these input signals
at the rising edge of the Master Clock. In this way, it becomes possible for the system interface to operate
at the fastest clock frequency.
Figure 4-1 Operation of the System Interface Between Registers
5.4.1 Master state and slave state
The system interface is placed in the master state when the TX4956 processor is driving the SysAD bus
and SysCmd bus. In contrast, the system interface is in the slave state when the external agent is driving
the SysAD bus and SysCmd bus.
The processor asserts the ValidOut* signal if the SysAD bus and SysCmd bus become valid when the
system interface is in the master state. The external agent asserts the ValidIn* signal if the SysAD bus
and SysCmd bus become valid when the system interface is in the slave state.
5.4.2 Shifting from the master state to the slave state
The system interface remains in the master state unless it enters one of the following states:
The external agent issues a request, then usage of the system interface is granted (external
arbitration).
The processor issues a read request and shifts into the slave mode by itself.
5.4.3 External arbitration
The external agent cannot issue external requests via the system interface unless the system interface goes
Master Clock
TX4956
Output data
Input data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。