- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| 中文描述： | 64位RISC（精簡(jiǎn)指令集計(jì)算機(jī)）微處理器（64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器） |
| 文件頁數(shù)： | 23/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
23
5.5.8
Read responses
As illustrated in Figure 5-7, read responses return data to processor read requests. Read responses are
external requests, strictly speaking, but there is only one difference with other external requests: read
responses do not request permission to use the system interface. Therefore, read responses are handled
separately from other external requests and are simply referred to as read responses.
Figure 5-7 Read Response
5.6
Handling of Requests
This section will describe in detail sequences, protocol, and syntax for both processor and external
requests.
Load miss
Store miss
Store bit
Cache operation
Load Linked/Store Conditional
5.6.1 Load miss
If a processor load miss occurs in the primary cache, the processor cannot proceed to the next process if
the cache line that contains the loaded data elements is not received from the external agent.
If the current cache line set in which the write back bit (W bit) is set is replaced by a new cache line, the
current cache line must be written back.
The processor checks the coherency properties in the TLB entries for pages including the requested cache
lines. If the coherency properties are non-coherent, then a non-coherent read request is issued. Table 6-1
indicates the measures that can be taken when a load miss occurs in the primary cache.
1. Read request
TX4956
External agent
2. Read response
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。