- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384004 > TLC320AD52C (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuits With Master-Slave Function(帶主從功能的∑△模擬接口電路,高分辨率信號(hào)轉(zhuǎn)換) PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD52C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuits With Master-Slave Function(帶主從功能的∑△模擬接口電路,高分辨率信號(hào)轉(zhuǎn)換) |
| 中文描述： | sigma - delta模擬接口電路的主從功能（帶主從功能的Σ△模擬接口電路，高分辨率信號(hào)轉(zhuǎn)換） |
| 文件頁數(shù)： | 11/59頁 |
| 文件大小： | 306K |
| 代理商： | TLC320AD52C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
1–5
1.5
Terminal Functions (Continued)
TERMINAL
NAME
NO.
I/O
DESCRIPTION
PT
28
DW
21
FSD
O
Frame sync delayed output. The FSD (active-low) output synchronizes a slave
device to the frame sync of the master device. FSD is applied to the slave FS
input and is the same duration as the master FS signal but is delayed in time by
the number of shift clocks programmed in the control 3 register.
INM
2
6
I
Inverting input to analog modulator. INM requires an external single-pole
antialias filter with a low output impedance.
INP
1
5
I
Noninverting input to analog modulator. INP requires an external single-pole
antialias filter with a low output impedance.
M/S
29
22
I
Master/slave select input. When M/S is high, the device is the master, and when
it is low, it is a slave.
MCLK
25
18
I
Master clock. MCLK derives the internal clocks of the sigma–delta analog
interface circuit.
MONOUT
40
27
O
Monitor output. MONOUT allows for monitoring of the analog input and is a
high-impedance output. The gain or mute is selected using control 1 register.
OUTM
36
24
O
Inverting output of the DAC. The OUTM output can be loaded with 600
.
OUTM
is functionally identical with and complementary to OUTP. OUTM can also be
used alone for single-ended operation.
OUTP
35
23
O
Noninverting output of the DAC. The OUTP output can be loaded with 600
.
OUTP can also be used alone for single-ended operation.
PWRDWN
22
16
I
Power down. When PWRDWN is pulled low, the device goes into a power-down
mode, the serial interface is disabled, and most of the high-speed clocks are
disabled. However, all the register values are sustained and the device resumes
full power operation without reinitialization when PWRDWN is pulled high again.
PWRDWN resets the counters only and preserves the programmed register
contents (see paragraph 2.2.2 for more information).
REFM
46
2
O
Voltage reference filter input. REFM is provided for low-pass filtering of the
internal bandgap reference. The optimal ceramic capacitor value is 0.1
μ
F and
should be connected between REFM and REFP. DC voltage at REFM is 0 V.
Voltage reference filter positive input. REFP is provided for low-pass filtering of
the internal bandgap reference. The optimal ceramic capacitor value is 0.1
μ
F
and should be connected between REFP and REFM. DC voltage at REFP is
3.2 V.
REFP
45
1
O
RESET
21
15
I
Reset. RESET initializes all of the internal registers to their default values. The
serial port can be configured to the default state accordingly. See section 6 and
paragraph 2.2.1 for more information.
Shift clock. The SCLK signal clocks serial data in through DIN and out through
DOUT during the frame-sync interval. When configured as an output (M/S high),
SCLK is generated internally by multiplying the frame-sync signal frequency by
256. When configured as an input (M/S low), SCLK is generated externally and
must be synchronous with the master clock and frame sync.
NOTE: All digital inputs and outputs are TTL compatible, unless otherwise noted (for DVDD = 5 V).
SCLK
26
19
I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD55C | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56C | Sigma-Delta Analog Interface Circuit |
| tlc320ad56c | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD52CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C-I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。