- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373631 > TFRA08C13 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | TFRA08C13 |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 6/188頁 |
| 文件大?。?/td> | 3047K |
| 代理商： | TFRA08C13 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁
Table of Contents
(continued)
Tables
Page
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
6
Lucent Technologies Inc.
Table 25. Associated Signaling Mode CHI 2-Byte Time-Slot Format for CEPT..................................................... 62
Table 26. Red Alarm or Loss of Frame Alignment Conditions............................................................................... 68
Table 27. Remote Frame Alarm Conditions........................................................................................................... 68
Table 28. Alarm Indication Signal Conditions ........................................................................................................ 69
Table 29. Sa6 Bit Coding Recognized by the Receive Framer. ............................................................................. 71
Table 30. Sa6 Bit Coding of NT1 Interface Events Recognized by the Receive Framer........................................ 71
Table 31. AUXP Synchronization and Clear Synchronization Process.................................................................. 72
Table 32. Event Counters Definition ...................................................................................................................... 73
Table 33. Summary of the Deactivation of SSTSSLB and SSTSLLB Modes as a
Function of Activating the Primary Loopback Modes.......................................................................................... 76
Table 34. Register FRM_PR69 Test Patterns........................................................................................................ 79
Table 35. Register FRM_PR70 Test Patterns........................................................................................................ 80
Table 36. Automatic Enable Commands................................................................................................................ 82
Table 37. On-Demand Commands........................................................................................................................ 83
Table 38. Receive ANSICode ............................................................................................................................... 86
Table 39. Performance Report Message Structure................................................................................................ 86
Table 40. FDL Performance Report Message Field Definition............................................................................... 87
Table 41. Octet Contents and Definition................................................................................................................ 87
Table 42. Receive Status of Frame Byte................................................................................................................ 88
Table 43. HDLC Frame Format.............................................................................................................................. 91
Table 44. Receiver Operation in Transparent Mode............................................................................................... 94
Table 45. Summary of the TFRA08C13’s Concentration Highway Interface Parameters...................................... 99
Table 46. Programming Values for TOFF[2:0] and ROFF[2:0] when CMS = 0 .................................................... 104
Table 47. TAP Controller States in the Data Register Branch.............................................................................. 108
Table 48. TAP Controller States in the Instruction Register Branch..................................................................... 108
Table 49. TFRA08C13’s Boundary-Scan Instructions ......................................................................................... 109
Table 50. IDCODE Register................................................................................................................................. 110
Table 51. Microprocessor Configuration Modes .................................................................................................. 111
Table 52. Mode [1 and 3] Microprocessor Pin Definitions.................................................................................... 112
Table 53. Microprocessor Input Clock Specifications .......................................................................................... 112
Table 54. TFRA08C13 Register Address Map..................................................................................................... 113
Table 55. Microprocessor Interface I/O Timing Specifications............................................................................. 114
Table 56. Status Register and Corresponding Interrupt Enable Register for Functional Blocks.......................... 118
Table 57. Asserted Value and Deasserted State for GREG4 Bit 4 and Bit 6 Logic Combinations ...................... 118
Table 58. Register Summary ............................................................................................................................... 119
Table 59. Global Register Set (0x000—0x009) ................................................................................................... 123
Table 60. Framer Block Interrupt Status Register (GREG0) (000)....................................................................... 123
Table 61. Framer Block Interrupt Enable Register (GREG1) (001)...................................................................... 124
Table 62. FDL Block Interrupt Status Register (GREG2) (002) ........................................................................... 124
Table 63. FDL Block Interrupt Enable Register (GREG3) (003) .......................................................................... 124
Table 64. Global Control Register (GREG4) (004) .............................................................................................. 125
Table 65. Device ID and Version Registers (GREG5—GREG7) (005—007) ...................................................... 125
Table 66. Global Control Register (GREG8) (008) .............................................................................................. 126
Table 67. Global PLLCK Control Register (GREG9) (009).................................................................................. 127
Table 68. Framer Status and Control Blocks Address Range (Hexadecimal)...................................................... 127
Table 69. Interrupt Status Register (FRM_SR0) (Y00)........................................................................................ 128
Table 70. Facility Alarm Condition Register (FRM_SR1) (Y01)........................................................................... 129
Table 71. Remote End Alarm Register (FRM_SR2) (Y02) .................................................................................. 130
Table 72. Facility Errored Event Register-1 (FRM_SR3) (Y03) ........................................................................... 131
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TFRA08C13 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| TFS380C | VI TELEFILTER Filter specification |
| TFT0675F | Anti-Aliasing and Reconstruction TFT range |
| TFT0675S | Anti-Aliasing and Reconstruction TFT range |
| TFT1350F | Anti-Aliasing and Reconstruction TFT range |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TFRA08C13-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:TFRA08C13 OCTAL T1/E1 Framer |
| TFRA28J133BAL-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| TFRA84J13 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| TFRA84J131BL-3-DB | 制造商:LSI Corporation 功能描述:Framer DS0/DS1/DS2/DS3/E1/E2/E3 1.5V/3.3V 909-Pin BGA |
| TFRA84J13DS0 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。