
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Features
I
Eight independent T1/E1 transmit and receive
framers.
I
Internal DS1 transmit clock synthesis—no external
oscillator necessary.
I
Comprehensive alarm reporting and performance
monitoring:
— Programmable automatic and on-demand alarm
transmission.
I
Automatic facility data link:
— Automatic transmission of ESF performance
report message.
I
Common 2.048 Mbits/s, 4.096 Mbits/s, or
8.192 Mbits/s TDM highway.
I
Dual- or single-rail line-side I/O.
I
Supports one second polling interval for perfor-
mance monitoring.
I
IEEE* Std. 1149.1 JTAG boundary scan.
I
3.3 V low-power CMOS with 5 V tolerant inputs.
I
Available in 352-pin PBGA.
T1/E1 Framer Features
I
Supports T1 framing modes ESF, D4, SLC
-96,
T1DM DDS.
I
Supports G.704 basic and CRC-4 multiframe for-
mat E1 framing and procedures consistent with
G.706.
I
Supports unframed transmission format.
I
T1 signaling modes: transparent; ESF 2-state,
4-state, and 16-state; D4 2-state and 4-state;
SLC-96 2-state, 4-state, 9-state, and 16-state. E1
signaling modes: transparent and CAS.
I
Alarm reporting and performance monitoring per
AT&T, ANSI
, and ITU-T standards.
I
Programmable, independent transmit and receive
system interfaces at a 2.048 MHz, 4.096 MHz, or
8.192 MHz data rate.
Facility Data Link Features
I
HDLC or transparent mode.
I
Automatic transmission of the ESF performance
report messages (PRM).
I
Detection of the ESF PRM.
I
Detection of the ANSIESF FDL bit-oriented codes.
I
64-byte FIFO in both transmit and receive direc-
tions.
I
Programmable FIFO full and empty level interrupt.
I
User-programmable microprocessor interface.
Microprocessor Interface
I
33 MHz read and write access.
I
12-bit address, 8-bit data interface.
I
Intel
or Motorola
§
style control interfaces.
I
Directly addressable internal registers.
I
Programmable interrupts.
Applications
I
DS3 and E3 port cards for narrowband DXCs.
I
Multiservice switches.
I
High density DS1 and E1 port cards.
I
Frame relay access devices.
I
Byte-synchronous SDH/SONET mapping.
I
SONET and SDH drop alignment.
I
IP and packet routers.
* IEEE is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
ANSIis a registered trademark of American National Standards
Institute, Inc.
Intelis a registered trademark of Intel Corporation.
§ Motorolais a registered trademark of Motorola, Inc.