
Lucent Technologies Inc.
13
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Functional Description
(continued)
Accessing internal registers is done via the demultiplexed address and data bus microprocessor interface using
either the Intel 80188 (or 80X88) interface protocol with independent read and write signals or the Motorola
MC680X0 or M68360 interface protocol with address and data strobe signals.
The TFRA08C13 is manufactured using low-power CMOS technology and is packaged in an 352-pin plastic ball
grid array (PBGA) with 50 mils ball pitch.
5-6965(F)
Figure 2. TFRA08C13 Block Diagram: Receive Section (One of Eight Channels)
TRANSMIT
CONCENTRATION
HIGHWAY
INTERFACE
(RATE ADAPTER)
CHIFS
(2 FRAMES)
RECEIVE
ELASTIC
STORE
MONITOR
RECEIVE SLIP
INTERNAL
SYSTEM CLOCK
CHICK
– MICROPROCESSOR ACCESS
– CONCENTRATION HIGHWAY ACCESS
– CEPT CHANNEL ASSOCIATED AND
COMMON CHANNEL SIGNALING
– DS1 ROBBED-BIT SIGNALING (RBS)
RECEIVE SIGNALING EXTRACTER:
RFDLCK
RFDL
& SIGNALING MULTIFRAME
– CEPT: BASIC FRAME, CRC-4 MULTIFRAME,
– ESF
– SF: D4, SLC-96, DDS;
REALIGNER, AND SYNC GENERATOR:
RECEIVE T1/E1 FRAME ALIGNMENT MONITOR,
– UNAVAILABLE SECONDS
– SEVERELY ERRORED SECONDS
– BURSTY ERRORED SECONDS
– ERRORED SECONDS
– ERRORED EVENTS
– BIPOLAR VIOLATION ERRORS
– T1/E1 CRC ERRORS
RECEIVE PERFORMANCE MONITOR:
– SLIPS
– ALARM INDICATION SIGNAL (AIS)
– CEPT REMOTE MULTIFRAME ALARM
– REMOTE FRAME ALARM
– DIGITAL LOSS OF SIGNAL
– ANALOG LOSS OF SIGNAL
RECEIVE ALARM MONITOR:
MESSAGE-ORIENTED MESSAGES
BIT-ORIENTED MESSAGES
– ANSIT1.403-1989 ESF FORMAT:
– DDS ACCESS
– SLC-96 FORMAT
AND MONITOR:
RECEIVE FACILITY DATA LINK EXTRACTER
RFRMCK
RPD, RND_RBPV
RLCK
RECEIVE PATTERN MONITOR:
– QUASI-RANDOM: 2
20
– 1
– PSEUDORANDOM: 2
15
– 1
– ANSIT1.403 BIT-ORIENTED AND ESF-FDL ACTIVATE
AND DEACTIVATE LINE LOOPBACK CODES
– CEPT AUXILIARY PATTERN (CEPT = 01)
– CEPT ACTIVATE AND DEACTIVATE LOOPBACK
CODES
– CEPT Sa6 CODES
RECEIVE FDL HDLC EXTRACTER:
– 64-byte RECEIVE FIFO
– TRANSPARENT MODE (NO HDLC FRAMING)
– MICROPROCESSOR ACCESS
TCHIDATA/B