參數(shù)資料
型號(hào)： TDA8757CHV/21
廠商： NXP SEMICONDUCTORS
元件分類： ADC
英文描述： 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, SOT-612-1, HLQFP-144
文件頁(yè)數(shù)： 6/38頁(yè)
文件大?。?/td> 894K
代理商： TDA8757CHV/21
Philips Semiconductors
TDA8757C
Triple 8-bit ADC 205 Msps
Preliminary data
Rev. 01 — 14 August 2002
14 of 38
9397 750 10111
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
A ne correction is also used to nely tune the gain on the three channels and to
compensate the channel-to-channel gain mismatch. The ne correction is done using
the following principle: the three binary codes, stored in the three 5-bit registers
(FINER, FINEG and FINEB) are converted into three analog voltages (with three
DACs) and are independently added to the reference voltage (1
16Vref). Thus, three
different reference voltages are used for the gain calibration of the three channels.
When the COARSE registers are set at full-scale, the resolution of the ne registers
corresponds to 1
2 LSB peak-to-peak (see Equation 3).
8.2.2
Important recommendations
The clamping and the gain calibration requires two external signals (pulses). One
signal is connected to pin CLP and the other is connected to pin HSYNC. It is very
important that:
The active part of these two signals occur during the blanking of the video signal,
in order not to interrupt or disturb the active video.
The active part of these two signals do not overlap each other, in order to perform
correctly the gain calibration and the clamping. Normally the clamp pulse is sent
after the end of the horizontal synchronization pulse.
8.2.3
ADCs
Three ADCs convert analog signals into three series of 8-bit codes, with a maximum
clock frequency of 205 Msps. The ADCs input range is 1 V (p-p) full-scale and the
pipeline delay is 1 clock cycle from the sampling to the data output. The reference
ladders regulators are integrated.
8.2.4
Data outputs
The ADC outputs are straight binary. It is possible to switch the data and clock
outputs to high-impedance by setting bit PWD in register FINER (PWD = 1 when the
data and clock outputs are in high-impedance). The data and clock outputs can drive
a maximum 10 pF load. The timing must be checked very carefully if the capacitive
load exceeds 10 pF.
It is possible to force the outputs to logic 0 during the gain calibration (during HSYNC
pulse) and during the clamping (CLP pulse). This mode is activated through the serial
interface by setting bit ‘Blk’ to logic 1 in register DEMUX.
The TDA8757C provides outputs either on one port (port A) or on two ports (ports A
and B). The selection is made with the serial interface by setting bit ‘Dmx’ to logic 0 or
logic 1 in register DEMUX. When just one port is used (Dmx = 0), the unused ports
are forced to LOW level. When two ports are used (Dmx = 1), it is possible to select
the port that would provide the odd pixel by setting bit ‘Odda’ to logic 1 or logic 0 in
register DEMUX; when this bit is logic 1, odd pixel on output of port A.
One out-of-range bit exists per channel (ORR, ORG and ORB). It will be at logic 1
when the signal is out-of-range of the ADC voltage ladder.
Finally, two congurations are possible: either the port A outputs and the port B
outputs are both synchronous or they are interleaved. The selection is done by
setting bit ‘Shift’ to logic 0 or logic 1 in register DEMUX.
相關(guān)PDF資料
PDF描述
TDA8757CHV/17 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144
TDA8758GPB 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TDA8758GP 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TDA8760K/4A 1-CH 10-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQCC44
TDA8760KWP/2-T 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA8757HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 8-bit ADC 170 Msps
TDA8758 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface
TDA8758G 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface
TDA8759HV/8/C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO ADC 110MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TDA8759HV/8/C1,551 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*