- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98199 > TDA8295HN/C2 (NXP SEMICONDUCTORS) AM/FM, AUDIO/VIDEO DEMODULATOR, PQCC40 PDF資料下載
參數(shù)資料
| 型號： | TDA8295HN/C2 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 接收器 |
| 英文描述： | AM/FM, AUDIO/VIDEO DEMODULATOR, PQCC40 |
| 封裝： | 6 X 6 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT618-1, HVQFN-40 |
| 文件頁數(shù)： | 44/83頁 |
| 文件大?。?/td> | 3440K |
| 代理商： | TDA8295HN/C2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
TDA8295_C2_2
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 — 27 November 2009
49 of 83
NXP Semiconductors
TDA8295
Digital global standard low IF demodulator for analog TV and FM radio
[1]
For description of M, N and P see Table 60.
For optimum performances, the following relations must be respected:
275 MHz ≤ fVCO ≤ 550 MHz
4 kHz ≤ fi ≤ 150 MHz if DIRECTI = 1, else 4 kHz ≤ fi / N ≤ 150 MHz
Table 58.
PLL_REG06 register (address 3Eh) bit description
Legend: * = default value.
Bit
Symbol
Access Value
Description
7
-
R/W
0
reserved, must be set to logic 0
6
CLK_EN
R/W
CLK_EN controls the PLL output clock
0
PLL output clock disable
1*
PLL output clock enable
X
don’t care if PLL_AUTO = 1
5
BYP_PLL
R/W
When HIGH, the internal clocks (for logic, ADC, and
DACs) are directly controlled by the pin XIN.
BYP_PLL acts both on external multiplexers and on
internal PLL bypass. When PLL initialization is
automatic (PLL_AUTO = 1), BYP_PLL is not
considered.
0
internal clocks are controlled by PLL clock
1*
internal clocks are controlled by pin XIN
X
don’t care if PLL_AUTO = 1
4
DIRECTO
R/W
0*
When DIRECTI is set to logic 1, the pre-divider is
bypassed. If DIRECTO is equal to logic 1, then it is
the post-divider, which is bypassed. Please see
Table 59 for further details.
3
DIRECTI
R/W
0*
2 and 1 -
R/W
00
reserved, must be set to logic 00
0
PD_PLL
R/W
Put the PLL in Power-down mode if equal to logic 1.
When PLL initialization is automatic
(PLL_AUTO = 1), PD_PLL is not considered.
0
PLL active
1*
PLL Power-down mode
X
don’t care if PLL_AUTO = 1
Table 59.
Truth table for PLL output clock frequency
Legend: * = default value.
DIRECTI
DIRECTO
PLL output clock frequency[1]
1
fclk(o)(PLL) = fVCO = fi × 2 × M
1
0
1
0*
f
clk(o)(PLL)
f
VCO
2P
×
------------
f
i
M
×
P
--------------
==
f
clk(o)(PLL)
f
VCO
f
i
2
×
M
×
N
-----------------------
==
f
clk(o)(PLL)
f
VCO
2P
×
------------
f
i
M
×
NP
×
--------------
==
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8310AN | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
| TDA8310N | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
| TDA8315T-T | COLOR SIGNAL DECODER, PDSO24 |
| TDA8315TD | COLOR SIGNAL DECODER, PDSO24 |
| TDA8362N | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8296 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital global standard low IF demodulator for analog TV and FM radio |
| TDA8296HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital global standard low IF demodulator for analog TV and FM radio |
| TDA8296HN/C1,518 | 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| TDA8296HN/C1,551 | 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| TDA8296HN/C1,557 | 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。