參數(shù)資料
型號: STPCATLAS
廠商: 意法半導(dǎo)體
英文描述: X86 Core PC Compatible System-on-Chip for Terminals
中文描述: x86內(nèi)核PC兼容系統(tǒng)上的終端芯片
文件頁數(shù): 43/111頁
文件大小: 1896K
代理商: STPCATLAS
ELECTRICAL SPECIFICATIONS
Issue 1.0 - July 24, 2002
43/111
4. ELECTRICAL SPECIFICATIONS
4.1. INTRODUCTION
The electrical specifications in this chapter are
valid for the STPC Atlas.
4.2. ELECTRICAL CONNECTIONS
4.2.1.
DECOUPLING
POWER/GROUND
CONNECTIONS/
Due to the high frequency of operation of the
STPC Atlas, it is necessary to install and test this
device using standard high frequency techniques.
The high clock frequencies used in the STPC
Atlas and its output buffer circuits can cause
transient power surges when several output
buffers switch output levels simultaneously. These
effects can be minimized by filtering the DC power
leads with low-inductance decoupling capacitors,
using low impedance wiring, and by utilizing all of
the VSS and VDD pins.
4.2.2. UNUSED INPUT PINS
No unused input pin should be left unconnected
unless they have an integrated pull-up or pull-
down. Connect active-low inputs to VDD through a
20 k
(±10%) pull-up resistor and active-high
inputs to VSS. For bi-directionnal active-high
inputs, connect to VSS through a 20 k
(±10%)
pull-up resistor to prevent spurious operation.
4.2.3. RESERVED DESIGNATED PINS
Pins designated as reserved should be left dis-
connected. Connecting a reserved pin to a pull-up
resistor, pull-down resistor, or an active signal
could cause unexpected results and possible
circuit malfunctions.
4.3. ABSOLUTE MAXIMUM RATINGS
The following table lists the absolute maximum
ratings for the STPC Atlas device. Stresses
beyond those listed under
Table 4-1
limits may
cause permanent damage to the device. These
are stress ratings only and do not imply that
operation under any conditions other than those
specified in section "Operating Conditions".
Exposure to conditions beyond those outlined in
Table 4-1
may (1) reduce device reliability and (2)
result in premature failure even when there is no
immediately apparent sign of failure. Prolonged
exposure to conditions at or near the absolute
maximum ratings (
Table 4-1
) may also result in
reduced useful life and reliability.
4.3.1. 5V TOLERANCE
The STPC is capable of running with I/O systems
that operate at 5 V such as PCI and ISA devices.
Certain pins of the STPC tolerate inputs up to
5.5 V. Above this limit the component is likely to
sustain permanent damage.
All 5 volt tolerant pins are outlined in
Table 2-3
Buffer Type Descriptions
.
Table 4-1. Absolute Maximum Ratings
Note 1:
The figures specified apply to the Tcase of a
STPC device that is soldered to a board, as detailed in
the Design Guidelines Section, for Commercial and In-
dustrial temperature ranges.
Symbol
V
DDx
V
CORE
V
I
, V
O
V
5T
V
ESD
T
STG
Parameter
Minimum
-0.3
-0.3
-0.3
-0.3
-
-40
0
-40
-
Maximum
4.0
2.7
VDD + 0.3
5.5
2000
+150
+85
+115
4.8
Units
V
V
V
V
V
°C
°C
°C
W
DC Supply Voltage
DC Supply Voltage for Core
Digital Input and Output Voltage
5Volt Tolerance
ESD Capacity (Human body mode)
Storage Temperature
T
OPER
Operating Temperature (Note 1)
P
TOT
Maximum Power Dissipation (package)
相關(guān)PDF資料
PDF描述
STPC12HDYC X86 Core PC Compatible System-on-Chip for Terminals
STPC12HDYI X86 Core PC Compatible System-on-Chip for Terminals
STPCD0166BTA3 PC Compatible Embedded Microprocessor
STPCD0166BTC3 PC Compatible Embedded Microprocessor
STPD0166BTC3 PC Compatible Embedded Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCC01 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
STPCC0110BTC3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
STPCC0112BTC3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
STPCC0166BTC3 制造商:STMicroelectronics 功能描述:PC compatible embeded microprocessor, core frequency 66 MHz
STPCC0166BTI3 制造商:STMicroelectronics 功能描述:CONS 66 MHZ INDUSTRIAL TEMP - Bulk