- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381117 > STPC CONSUMER (意法半導(dǎo)體) Multimedia PC on a Chip(多媒體PC) PDF資料下載
參數(shù)資料
| 型號： | STPC CONSUMER |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Multimedia PC on a Chip(多媒體PC) |
| 中文描述： | 多媒體電腦芯片（多媒體個(gè)人電腦） |
| 文件頁數(shù)： | 18/34頁 |
| 文件大?。?/td> | 388K |
| 代理商： | STPC CONSUMER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
PIN DESCRIPTION
18/34
2.2.7 ISA/IDE COMBINED CONTROL
IOCHRDY/DIORDY
Channel Ready (ISA)/Busy/
Ready (IDE). This is a multi-function pin. When
the ISA bus is active, this pin is IOCHRDY. When
the IDE bus is active, this serves as IDE signal DI-
ORDY.
IOCHRDY is the IO channel ready signal of the
ISA bus and is driven as an output in response to
an ISA master cycle targeted to the host bus or an
internal register of the STPC Consumer. The
STPC Consumer monitors this signal as an input
when performing an ISA cycle on behalf of the
host CPU, DMA master or refresh.
ISA masters which do not monitor IOCHRDY are
not guaranteed to work with the STPC Consumer
since the access to the system memory can be
considerably delayed due to CRT refresh or a
write back cycle.
2.2.8 ISA CONTROL
ALE
Address Latch Enable. This is the address
latch enable output of the ISA bus and is asserted
by the STPC Consumer to indicate that LA23-17,
SA19-0, AEN and SBHE# signals are valid. The
ALE is driven high during refresh, DMA master or
an ISA master cycles by the STPC Consumer.
ALE is driven low after reset.
BHE#
System Bus High Enable.This signal, when
asserted, indicates that a data byte is being trans-
ferred on SD15-8 lines. It is used as an input when
an ISA master owns the bus and is an output at all
other times.
MEMR#
Memory Read.This is the memory read
command signal of the ISA bus. Itis used as an in-
put when an ISA master owns the bus and is an
output at all other times.
The MEMR# signal is active during refresh.
MEMW#
Memory Write.This is the memory write
command signal of the ISA bus. Itis used as an in-
put when an ISA master owns the bus and is an
output at all other times.
SMEMR#
System Memory Read.The STPC Con-
sumer generates SMEMR# signal of the ISA bus
only when the address is below one megabyte or
the cycle is a refresh cycle.
SMEMW#
System Memory Write.The STPC Con-
sumer generates SMEMW# signal of the ISA bus
only when the address is below one megabyte.
IOR#
I/O Read.This is the IO read command sig-
nal of the ISA bus. It is an input when an ISA mas-
ter owns the bus and is an output at all other
times.
IOW#
I/O Write.This is the IO write command sig-
nal of the ISA bus. It is an input when an ISA mas-
ter owns the bus and is an output at all other
times.
MASTER#
Add On Card Owns Bus.This signal is
active when an ISA device has been granted bus
ownership.
MCS16#
Memory Chip Select16.This is the de-
code of LA23-17 address pins of the ISA address
bus without any qualification of the command sig-
nal lines. MCS16# is always an input. The STPC
Consumer ignores this signal during IO and re-
fresh cycles.
IOCS16#
IO Chip Select16.This signal is the de-
code of SA15-0 address pins of the ISA address
bus without any qualification of the command sig-
nals. The STPC Consumer
IOCS16# (similar to PC-AT design). An ISA mas-
ter access to an internal register of the STPC Con-
sumer is executed as an extended 8-bit IO cycle.
does not
drive
REF#
Refresh Cycle.This is the refresh command
signal of the ISA bus. It is driven as an output
when the STPC Consumer performs a refresh cy-
cle on the ISA bus. It is used as an input when an
ISA master owns the bus and is used to trigger a
refresh cycle.
The STPC Consumer performs a pseudo hidden
refresh. It requests the host bus for two host
clocks to drive the refresh address and capture it
in external buffers. The host bus is then relin-
quished while the refresh cycle continues on the
ISA bus.
AEN
Address Enable.Address Enable is enabled
when the DMA controller is the bus owner to indi-
cate that a DMA transfer will occur. The enabling
of the signal indicates to IO devices to ignore the
IOR#/IOW# signal during DMA transfers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPC12GDYC | LOW PASS FILTER TO 5 GHZ, 20DB REJ |
| STPC12GEYC | X86 Core PC Compatible System-on-Chip for Terminals |
| STPC12GEYI | X86 Core PC Compatible System-on-Chip for Terminals |
| STPCI2GDY | X86 Core PC Compatible System-on-Chip for Terminals |
| STPCI2HEYC | X86 Core PC Compatible System-on-Chip for Terminals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCCONSUMER-II | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible Information Appliance System-on-Chip |
| STPCCONSUMER-S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。