- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381117 > STPC CONSUMER (意法半導(dǎo)體) Multimedia PC on a Chip(多媒體PC) PDF資料下載
參數(shù)資料
| 型號(hào)： | STPC CONSUMER |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Multimedia PC on a Chip(多媒體PC) |
| 中文描述： | 多媒體電腦芯片（多媒體個(gè)人電腦） |
| 文件頁(yè)數(shù)： | 17/34頁(yè) |
| 文件大小： | 388K |
| 代理商： | STPC CONSUMER |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
PIN DESCRIPTION
17/34
LA[22]/SCS1#
Unlatched Address (ISA)/Second-
ary Chip Select (IDE)
This pin has two functions, depending on whether
the ISA bus is active or the IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 22 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high secondary slave IDE chip select
signal. This signal is to be externally ANDed with
the ISAOE
#
signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[21]/PCS3#
Unlatched Address (ISA)/Primary
Chip Select (IDE).This pin has two functions, de-
pending on whether the ISA bus is active or the
IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 21 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA-
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high primary slave IDE chip select sig-
nal. This signal is to be externally NANDed with
the ISAOE
#
signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[20]/PCS1#
Unlatched Address (ISA)/Primary
Chip Select (IDE).This pin has two functions, de-
pending on whether the ISA bus is active or the
IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 20 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high primary slave IDE chip select sig-
nal. This signal is to be externally NANDed with
the ISAOE
#
signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[19:17]/DA[2:0]
Unlatched Address (ISA)/Ad-
dress (IDE). These pins are multi-function pins.
They are used as the ISA bus unlatched address
bits [19:17] for ISA bus or the three address bits
for the IDE bus devices.
When used by the ISA bus, these pins are ISA
Bus unlatched address bits 19-17 on 16-bit devic-
es. When ISA bus is accessed by any cycle initiat-
ed from the PCI bus, these pins are in output
mode. When an ISA bus master owns the bus,
these pins are tristated.
For IDE devices, these signals are used as the
DA[2:0] and are connected to DA[2:0] of IDE de-
vices directly or through a buffer. If the toggling of
signals are to be masked during ISA bus cycles,
they can be externally ORed before being con-
nected to the IDE devices.
SA[19:8]/DD[11:0]
Unlatched Address (ISA)/Data
Bus (IDE).These are multifunction pins. When the
ISA bus is active, they are used as the ISA bus
system address bits 19-8. When the IDE bus is ac-
tive, they serve as IDE signals DD[11:0].
These pins are used as an input when an ISA bus
master owns the bus and are outputs at all other
times.
IDE devices are connected to SA[19:8] directlyand
ISA bus is connected to these pins through two
LS245 transceivers. The OE of the transceivers
are connected to ISAOE
#
and DIR is connected to
MASTER
#
. A bus signals of the transceivers are
connected to CPC and IDE DD bus and B bus sig-
nals are connected to ISA SA bus.
DD[15:12]
Databus (IDE).The high 4 bits of the
IDE databus are combined with several of the X-
bus lines. Refer to the following section for X-bus
pins for further information.
SA[7:0]
ISA Bus address bits [7:0].These are the
8 low bits of the system address bus of ISA on 8-
bit slot. These pins are used as an input when an
ISA bus master owns the bus and are outputs at
all other times.
SD[15:0]
I/O Data Bus (ISA).These pins are the
external databus to the ISA bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPC12GDYC | LOW PASS FILTER TO 5 GHZ, 20DB REJ |
| STPC12GEYC | X86 Core PC Compatible System-on-Chip for Terminals |
| STPC12GEYI | X86 Core PC Compatible System-on-Chip for Terminals |
| STPCI2GDY | X86 Core PC Compatible System-on-Chip for Terminals |
| STPCI2HEYC | X86 Core PC Compatible System-on-Chip for Terminals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCCONSUMER-II | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible Information Appliance System-on-Chip |
| STPCCONSUMER-S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。