參數(shù)資料
型號: ST7267C8T1/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, LEAD FREE, TQFP-48
文件頁數(shù): 65/189頁
文件大小: 1643K
代理商: ST7267C8T1/XXX
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
ST7267C8 ST7267R8
157/189
MSCI PARALLEL INTERFACE (Cont’d)
PARALLEL INTERFACE STATUS REGISTER (PSR)
Read
Reset Value: 0000 0000 0000 1101 (000Dh)
Bit 15:7 = Reserved
Bit 6 = RDPE RS Decoder Protocol Error.
This bit is set by hardware when data are sent to
RS Decoder when it is not ready. MSCI must re-
ceive a soft reset to restart the RS decoder in a
correct state. (Can be used for debug)
0: No RS protocol error
1: RS protocol error detected
Bit 5 = E2R ECC2 ready.
This bit is set by hardware when the ECC2 line
parity and column parity are updated and reset by
hardware when a new start is generated by writing
’1’ in bit 15 of the PCR1 register.
0: ECC2 not ready
1: ECC2 ready
Bit 4 = E1R ECC1 ready.
This bit is set by hardware when the ECC1 line
parity and column parity are updated and cleared
by hardware when a new start is generated by
writing a 1 in bit 15 of the PCR1 register.
0: ECC1 not ready
1: ECC1 ready
Bit 3 = LBF Last Byte of FIFO.
In output mode, this bit is set by hardware when
the total number of bytes written in the FIFO is
equal to the number of bytes to be sent. In input
mode it is set by hardware when the total number
of bytes read from the FIFO is equal to the expect-
ed number of bytes. In both modes, it is reset by
hardware when a new start pulse is generated by
writing a 1 in bit 15 of the PCR1 register.
0: Last byte of the FIFO not read/written
1: Last byte of the FIFO read/written
Bit 2 = EOC End Of Communication.
This bit is set by hardware when the parallel inter-
face communication is over and reset by software
when a new start is generated by writing ’1’ in bit
15 of the PCR1 register.
0: Communication is on going.
1: Communication is over.
Bit 1 = FF FIFO full.
This bit is set and cleared by hardware.
0: FIFO not full
1: FIFO full
Bit 0 = FE FIFO empty.
This bit is set and cleared by hardware.
0: FIFO not empty
1: FIFO empty
Note: The E2R and E1R flags are not reset imme-
diately by the start but 4 MSCI clock cycles after.
ECC1 LINE PARITY (ELP1)
Read
Reset Value: 1111 1111 1111 1111 (FFFFh)
Bit 15:0 = LP[15:0] Line Parity.
ECC1 Line parity bits These bits are set by hard-
ware and reset when a new start is generated by
writing ’1’ in bit 15 of the PCR1 register.
15
8
7
0
000
RDPE
E2R
E1R
LBF
EOC
FF
FE
15
8
7
0
LP15
LP14
LP13
LP12
LP11
LP10
LP9
LP8
LP7
LP6
LP5
LP4
LP3
LP2
LP1
LP0
相關(guān)PDF資料
PDF描述
ST72774S9T1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72E734J6D0 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
ST7294C6B6 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28
ST72T94C6M6 8-BIT, OTPROM, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72681/R12 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays
ST72681/S13 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays
ST7271 制造商:Panasonic Industrial Company 功能描述:IC
ST7271N5B1-CLF 制造商:STMicroelectronics 功能描述:
ST727X4-EMU2B 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk