參數(shù)資料
型號： SiI1151CLU
廠商： Silicon Image, Inc.
英文描述： CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK
中文描述： PanelLink接收機
文件頁數(shù)： 4/44頁
文件大?。?/td> 377K
代理商： SII1151CLU
SiI
1151
PanelLink Receiver
Data Sheet
SiI
-DS-0023-C
iv
LIST OF TABLES
Table 1. DC Parametric Specifications........................................................................................................... 4
Table 2. General AC Specifications ................................................................................................................ 5
Table 3.
SiI
151B Mode DC Specifications..................................................................................................... 7
Table 4.
SiI
151B Mode AC Specifications ..................................................................................................... 8
Table 5.
SiI
1151 Mode DC Specifications....................................................................................................10
Table 6.
SiI
1151 Mode AC Specifications.................................................................................................... 11
Table 7. Sample Calculation of Data Output Setup and Hold Times – OCK_INV=0....................................13
Table 8. Sample Calculation of Data Output Setup and Hold Times – OCK_INV=1....................................14
Table 9. One Pixel per Clock Mode Data Mapping.......................................................................................24
Table 10. Two Pixel per Clock Mode Data Mapping.....................................................................................24
Table 11. One Pixel per Clock Input/Output TFT Mode – VESA P&D and FPDI-2
Compliant..................25
Table 12. Two Pixels per Clock Input/Output TFT Mode..............................................................................26
Table 13. 24-bit One Pixel per Clock Input with 24-bit Two Pixels per Clock Output TFT Mode .................27
Table 14. 18-bit One Pixel per Clock Input with 18-bit Two Pixels per Clock Output TFT Mode .................28
Table 15. Two Pixels per Clock Input with One Pixel per Clock Output TFT Mode .....................................29
Table 16. Output Clock Configuration by Typical TFT Panel Application.....................................................30
Table 17. New Pin Functions for
SiI
1151 in Programmable Mode..............................................................31
Table 18. Internal I
2
C Registers....................................................................................................................33
Table 19: I
C Register Field Definitions........................................................................................................34
Table 20. Recommended Components for 1-2MHz Noise Suppression......................................................36
Table 21. Recommended Components for 100-200kHz Noise Suppression on PVCC ..............................36
LIST OF FIGURES
Figure 1. Functional Block Diagram............................................................................................................... 2
Figure 2.
SiI
151B Mode Control of Output Pin Drive Strength...................................................................... 6
Figure 3. Output Loading in
SiI
151B Mode................................................................................................... 9
Figure 4.
SiI
1151 Mode Control of Output Pin Drive Strength....................................................................... 9
Figure 5. Receiver Output Setup and Hold Times – OCK_INV=0................................................................12
Figure 6. Receiver Output Setup and Hold Times – OCK_INV=1................................................................13
Figure 7. Digital Output Transition Times .....................................................................................................15
Figure 8. Receiver Clock Cycle/High/Low Times .........................................................................................15
Figure 9. Channel-to-Channel Skew Timing ................................................................................................15
Figure 10. Receiver Clock-to-Output Delay and Duty Cycle Limits .............................................................16
Figure 11. Output Signals Disabled Timing from Clock Inactive ..................................................................16
Figure 12. Wake-Up on Clock Detect ..........................................................................................................16
Figure 13. Output Signals Disabled Timing from PD# Active.......................................................................17
Figure 14. SCDT Timing from DE Inactive or Active ....................................................................................17
Figure 15. Two Pixels per Clock Staggered Output Timing Diagram...........................................................17
Figure 16. I
C Data Valid Delay (driving Read Cycle data)..........................................................................18
Figure 17. I
2
C Reset Timing at Power-Up or Prior to first I
C Acess............................................................18
Figure 18. Block Diagram for OCK_INV.......................................................................................................22
Figure 19. I
2
C Byte Read..............................................................................................................................23
Figure 20. I
2
C Byte Write..............................................................................................................................23
Figure 21. RESET Generation Delay ...........................................................................................................31
Figure 22. Recommended RESET Circuit....................................................................................................32
Figure 23. Voltage Regulation using TL431.................................................................................................34
Figure 24. Voltage Regulation using LM317 ................................................................................................35
Figure 25. Decoupling and Bypass Capacitor Placement............................................................................35
Figure 26. Decoupling and Bypass Schematic.............................................................................................36
Figure 27. Receiver Output Series Damping Resistors ...............................................................................36
Figure 28. General Signal Routing Recommendations................................................................................37
Figure 29. Signal Trace Routing Example....................................................................................................37
Figure 30. Package Diagram........................................................................................................................39
相關PDF資料
PDF描述
SII1160 CASE,HEAVY-DUTY POLY,201407, FOAM FILLED,w/HANDLE,BLACK
SiI1160CTU PanelLink Transmitter
SII1161 PanelLink Receiver
SiI1161CT100 PanelLink Receiver
SiI1161CTU PanelLink Receiver
相關代理商/技術參數(shù)
參數(shù)描述
SII1160 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter
SII1160CTU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter
SII1161 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver
SII1161CT100 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver
SII1161CTU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*