- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365565 > SiI1151CLU (Silicon Image, Inc.) CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI1151CLU |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
| 中文描述： | PanelLink接收機(jī) |
| 文件頁(yè)數(shù)： | 15/44頁(yè) |
| 文件大?。?/td> | 377K |
| 代理商： | SII1151CLU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
SiI
1151
PanelLink Receiver
Data Sheet
11
SiI
-DS-0023-C
SiI
1151 (Programmable) Mode AC Specifications
SiI
1151 Mode AC timings are based on “Clock to Output” (CK2OUT) timing measurements. This methodology
provides a precise means of calculating setup and hold at any frequency and in any chip operating mode. C
L
indicates the load on the ODCK line. The load on the data/control line involved depends on CKST: for CKST=1,
the control/data pin load is C
L
; for CKST=0, the load is 2x C
L
.
Table 6.
SiI
1151 Mode AC Specifications
Program Option: ST=0 (Low Drive Strength)
Parameter
Conditions
ST
0
0
ST
0
0
0
0
ST
OCK_INV Setting
0
0
0
0
Limits (ns)
Data, HSYNC, VSYNC
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
ODCK, DE
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
Clock-to-Output Timing
CKST
X
X
CKST
1
0
1
0
CKST
C
L
5pF
5pF
C
L
5pF
10pF
5pF
10pF
C
L
Max
2.5
2.0
Max
2.5
1.5
2.7
1.7
Max
1X clock drive
2X clock drive
1X clock drive
2X clock drive
Min
0
0.4
0.4
1.2
0.8
1
0
1
T
CK2OUT
T
CK2OUT
1
0
1
0
5pF
10pF
5pF
10pF
0.0
-0.1
0.2
0.1
1.5
1.5
2.2
2.2
1.2
1.0
2.0
1.7
ODCK to Data
ODCK to DE,
HSYNC,
VSYNC
Program Option: ST=1 (High Drive Strength)
Parameter
Data, HSYNC, VSYNC
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
ODCK, DE
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
Clock-to-Output Timing
Conditions
ST
1
1
ST
1
1
1
1
ST
OCK_INV Setting
1
1
1
1
Limits (ns)
CKST
X
X
CKST
1
0
1
0
CKST
C
L
10pF
10pF
C
L
10pF
20pF
10pF
20pF
C
L
Max
2.5
2.0
Max
1.9
1.2
1.7
1.4
Max
2X clock drive
4X clock drive
2X clock drive
4X clock drive
Min
0
0.4
0.0
0.7
0.1
1
0
1
T
CK2OUT
T
CK2OUT
1
0
1
0
10pF
20pF
10pF
20pF
-0.2
-0.8
-0.3
-0.3
1.5
1.4
1.8
1.9
1.2
1.0
1.3
1.0
ODCK to Data
ODCK to DE,
HSYNC,
VSYNC
Notes
1. Output loading is equivalent to one (5pF), two (10pF) or four (20pF) CMOS input loads.
2. All transition time specifications at 70
°
C, minimum VCC.
3. Timing specifications in Table 6 apply to both one pixel per clock and two pixel per clock modes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII1160 | CASE,HEAVY-DUTY POLY,201407, FOAM FILLED,w/HANDLE,BLACK |
| SiI1160CTU | PanelLink Transmitter |
| SII1161 | PanelLink Receiver |
| SiI1161CT100 | PanelLink Receiver |
| SiI1161CTU | PanelLink Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII1160 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter |
| SII1160CTU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter |
| SII1161 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
| SII1161CT100 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
| SII1161CTU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。